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The integration of renewable energy resources presents a significant set of technical and
infrastructure challenges to power grid operation and control. Besides, it has been proven
that it is less harmful to the environment. Power electronics technology has the capability
to mitigate the effects of the issues imposed on the power system by the rapid expansion of
renewable energy development and increased penetration level at the utility scale. Although
power electronics technology is considered a promising potential solution, power conversion
efficiency in the rectifiers and inverters must be improved to optimize system performance.
A novel pulse width modulation technique is presented to improve the conversion effi-
ciency. This method has two major concepts. First, widening the on-state of the converter’s
operation will increase the output fundamental component. Inverse sinusoidal pulse width
modulation is one of the methods that can achieve this concept. Second, the rate of change
in the information at the peak of the sinusoidal reference is relatively small. The modulation
of this period has less significance in comparison to the rest of the reference cycle. Hence, a
frequency modulation technique is applied to fulfill this task.
The novel development and utilization of these two techniques in combination will prove
that; in comparison to the sinusoidal pulse width modulation, the fundamental output will in-
crease substantially. Also, this new technique extensively suppresses the harmonic distortion
of the converter operation. Furthermore, these results are attained by using lower switching
frequency to produce lower switching losses and improves converter operation efficiency.
iv
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1.0 INTRODUCTION
1.1 MOTIVATION
Electric power infrastructure is being expanded and modernized on a global scale. As such,
efficiency of power network operations must be taken into our consideration for future grid
modernization effort. Improvements in energy efficiency overall, from the primary energy to
the end-user, could save up to 20 % in the primary energy alone [2]. Power electronics, as
applied in current and future power system infrastructure, needs to be more efficient. For
example, conventional pulse-width modulation (PWM) voltage-source converters lack good
power conversion efficiency when their instantaneous AC output is lower than the DC input.
In addition, the converter output contains significant levels of high-frequency distortion [3].
Therefore, researchers have realized the importance of power electronics efficiency and
have expended more effort in improving the converter technology. Designing new topologies
[4–8] is one approach to increasing power electronics systems, especially the converters.
In [4] a proposed new topology that contains two more switches and diodes as compared to
a single-phase full-bridge converter, can raise the efficiency up to as much as 97.9%. This
topology is suitable for transformerless grid-connected photovoltaic (PV) systems. In [5] the
authors used a current source converter that utilizes voltage-clamping and soft-switching
techniques on a proton exchange membrane (PEM) fuel cell to increase the efficiency to
95%, and reduced the total harmonic distortion (THD) to 1.41% for an RL load. The
proposed current source converter in [6] consists of a clamped circuit, coupled circuit, and
full-bridge resonant converter. This topology applied both soft-switching and low-switching
stress techniques to increase the efficiency up to 97%, and depressed the THD below 2%. The
efficiency of the new topology proposed in [7] increased to 96.5%. This increase was realized
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by using quasi time-sharing sinewave boost choppers with bypass diodes and a full-bridge
inverter. The delta converter in [8] is connected in parallel with a conventional converter to
compensate and improve the quality of the main converter output. This method reduced
the output low-order harmonics and kept the THD below 20%.
Although these topologies improved the efficiency of the converters, they may not be
practically applicable. In other words, it may be a challenge to upgrade or change the
existing converters that are currently in operation using these techniques. Therefore, other
researchers believe that the change in the PWM technique will improve converter efficiency
in a more practical way. Increasing the fundamental component and reducing the THD are
the focal points of several PWM techniques [9]. Researchers have created different PWM
techniques [9–24] to accomplish these goals. In [10], the new PWM controls the switching in
accordance with the line-to-line output instead of the phase output in three-phase systems.
This technique improved the output by 15.47%, and reduced the switching operations to
two-thirds of the conventional PWM method. The new modulation technique in [11] uses
frequency modulation along with soft-switched PWM converter control. It includes the
load current in the calculation of frequency, which results in efficiency improvement by
20%. Another frequency modulation technique [15, 16] improves the converter efficiency by
utilizing a sinusoidal carrier. This carrier has a switching frequency that is a function of
the slope of a trapezoidal reference wave. This technique reduced the switching to two-
thirds of the conventional PWM and improved the THD of the single-phase inverter to
29%, if the switching frequency is 660 Hz. The radiated noise profile for this technique is
preferred over the sinusoidal pulse width modulation (SPWM) technique [17]. The same
previous frequency modulation technique is evaluated in [9,12] except that the carrier wave
is a triangular modulated with harmonic injected reference wave. The THD improvement
in this technique is 47.3%. The heating losses on AC motor stators produced by using this
technique is lower than the SPWM technique [13]. Also, the radiated acoustic noise spectrum
is better than that of the SPWM [14]. Researchers [18] extended the improvement in the
power conversion efficiency and suppressed the modulation during the reference wave peaks
in the later frequency modulation technique. This results in noticeable advancement in THD,
fundamental component, and the radiated noise. Another PWM technique [19–21] proposes
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a solution to the overmodulation issue. It utilizes the DC input by replacing the triangular
wave with an inverted-sinusoidal carrier. This technique improved the fundamental output,
and THD. Researchers improved the modulation schemes in multi-level converter as well.
For example, the modulation techniques in [22–24] applied variable frequency on a five-level
cascaded converter with harmonic injected reference wave to increase the fundamental output
and decrease the THD.
Power conversion efficiency has captured the attention of many researchers. This effi-
ciency is affected by several elements such as fundamental component, THD, switching losses,
complexity of the implementation, and more. The focus of this dissertation is to provide
a new solution to improve the conversion efficiency while taking all of these elements into
consideration.
3
1.2 OBJECTIVES
The mechanism of force-commutated PWM technique is that the switches in the converters
turn on and off based on comparing a modulation signal vc, which is the desired AC output,
with a triangular carrier wave v∆, which has the desired switching frequency. If the mag-
nitude of vc is greater than v∆, the upper switch in one leg of a voltage source converter
will be in the on-state (ON) and the lower is in the off-state (OFF). Conversely, when the
magnitude of vc is less than the v∆, the upper switch in one leg is OFF and the lower is
ON. When the modulation signal is sinusoidal the PWM technique will be referred to as
sinusoidal PWM (SPWM). SPWM is the common modulation technique used in the indus-
try today. Hence, it is the benchmark in all the comparisons being presented. The SPWM
scheme reduces the filter’s size by pushing the energy at the lower order harmonics to the
higher harmonics. However, this improvement in the filtration is associated with a reduction
in the fundamental component and increases the switching losses considerably.
A new modulation technique is presented herein - a Variable Frequency Inverse Sinusoidal
Pulse Width Modulation (VFSPWM) scheme - which improves the fundamental component,
lowers the total harmonics distortion, and reduces the switching losses.
The VFSPWM technique replaces the triangle carrier v∆ in the SPWM technique with
an inverse sinusoidal variable frequency carrier. The new carrier wave v∆ switches at higher
frequency when the slope of the modulation signal vc is steep, i.e.
(
dvc
dt
)
is high. At the
peak of vc, the switching frequency of v∆ is the lowest. The VFSPWM method is shown in
Figure 1.1.
Figure 1.1: Variable Frequency Inverse Sinusoidal Pulse Width Modulation
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VFSPWM increases the efficiency of the power conversions due to the better utilization
of the DC source. Furthermore, the reduction in the total harmonics distortion results in
providing smaller and more economical filter options. Since the switching at the peak of
vc is low, switching losses are reduced in the VFSPWM scheme, resulting in a significant
reduction in the power conversion cost.
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1.3 SIGNIFICANCE
The controversy of the use of DC versus AC for electric power transmission systems started
in the 19th century, when Thomas Edison supported a DC approach, and Nikola Tesla and
George Westinghouse advocated for the AC system. The electric utility industry settled on
AC systems at that time. Since then, power demand and power infrastructure have grown
dramatically. According to the 2011 World Energy Outlook (WEO) by the International
Energy Agency (IEA) [25], global energy demand will increase by 40% by 2035, while global
installed power generation will be doubled. Therefore, the integration of other energy re-
sources, i.e. renewable energy, has become inevitable [2]. Renewable energy resources such
as wind, solar, hydro, biomass, ocean and geothermal are environmentally preferable and
are becoming more competitive in the marketplace. However, the interconnection of renew-
able energy resources into the grid introduces technological and infrastructure challenges.
To name a few, voltage instability, voltage regulation, reactive power consumption, and
sub-synchronous resonance are common issues related to renewable energy integration. In
addition, this increase in generation will require new transmission and distribution system
expansion and designs of more efficient technologies to improve the utilization of the existing
infrastructure [26]. Power electronics technology is a practical solution for many of these
issues.
Power electronics applications are widely applied in power systems, from generators
to end-user. Power electronics are used in different areas in the the power system, i.e.
distributed generation, power electronic loads, power quality solutions, and for transmission
and distribution system applications [27]. For example, a change in wind speed causes the
output voltage, magnitude, phase, and frequency of the variable-speed of wind generators to
fluctuate [28]. Therefore, variable-speed drives using power electronics technology is applied
to connect the wind farm to the grid [29]. In the transmission system, AC transmission
lines have to deal with the generated or absorbed reactive power, increasing the line power
transfer capability, and avoiding overvoltage issues, for example. This can be achieved
by applying compensation systems such as Flexible AC Transmission System (FACTS),
i.e., SVC, STATCOM using VSC, or even switched shunt capacitors and inductors [30].
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Cycloconverters are another power electronics solution that controls the frequency. These
controllers are an AC/AC frequency converter with the ability to control voltage [31]. High
Voltage DC (HVDC) is one of the preferred power electronics transmission technologies
applied to transmit power in DC form. HVDC systems show good standing in different
applications such as long distance transmission and offshore wind farm interconnections.
Force-commutated converter type HVDC, which is conventionally noted by VSC-HVDC,
has several features that meet the grid code requirements (steady-state and dynamic) for
wind farms. One of these requirements, for example, is that the wind farms must support the
grid during faults instead of shutting down. This code is known as low voltage ride through
(LVRT), which is achievable through the application of VSC-HVDC. Another requirement is
the reactive power capability that is also a feature of the VSC-HVDC technology. The black-
start capability in the VSC-HVDC to start the wind turbines is another reason to apply it
for the wind farms interconnections [30,32]. Battery storage systems with power electronics
interfaces are a promising trend used for load leveling and mitigating fluctuations of unstable
power outputs [28]. At the microgrid level, Electric Double Layer Capacitor (EDLC), a type
of power electronics storage unit, has the ability to compensate voltage sags in uninterruptible
power supply (UPS) systems for 20-60 seconds [28]. It is worth mentioning that power
electronics technology is not limited to power system applications. For instance, electric and
hybrid vehicles, which have low environmental pollution, are advancing rapidly in the past
decade. This growth is partly due to continuous improvements in power electronics [33].
Overall, power electronics devices require advanced modulation techniques to ensure the
proper operating states in power conversion. In order to be competitive in the power elec-
tronics industry, manufacturers have improved the converters performance, size, and cost, by
using high-frequency modulation techniques [34]. This quest is advanced in this dissertation
work, by providing a new high-frequency modulation technique, i.e., the VFSPWM.
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2.0 LITERATURE REVIEW
Converters are called rectifiers when they convert the power from AC to DC, and called
inverters given for DC to AC. There are two basic types of converter topologies: Current
Source Converters (CSC) and Voltage Source Converters (VSC). The Current Source Con-
verter (CSC) is the traditional converter that requires a large AC filter for harmonics elim-
ination, in addition to the DC filters. It also needs reactive power supply to substitute for
the consumed reactive power in the conversion in order to perform power factor correction.
Converters usually consist of two three-phase converter bridges connected in series to form
a 12-pulse unit, where each converter is a 6-pulse bridge. The switching valves are either
transistors or thyristors. The switching between valves is known as commutation, and is the
part of the power loss in the conversion. The switching loss results from inductive elements
in the converter, e.g., the leakage inductance of the converter transformer makes the com-
mutation not instantaneous. Or, put differently, it takes valve current a while to go to zero;
hence, the product of the voltage and the current is not zero during the switching. In the
traditional Current Source Converter (CSC) each valve is commutated only once per cycle.
The meaning of this is that the commutation per valve occurs at the line frequency. There-
fore, the converters that use this technology are called line-commutated converters (LCC).
Although Current Source Converter (CSC) is the traditional converter, it is still extensively
used because of its large power and voltage capabilities. [35–37]
Currents source converters have severely attracted the attention of the researchers in the
last decades. For example, [37] proposed a new topology using GTO and PWM technique
to improve the output voltage and current, mitigate the voltage spike caused by the change
in the output current polarity. Furthermore, this topology provided excellent efficiency
when the converter is connected to a motor as the only load. In addition, it enforce a
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noticeable reduction in the noise level. [38] provided a form of Hybrid-HVDC that combines
the advantages of VSC and CSC in one transmission system. In the structure of the Hybrid-
HVDC, the sending side is a CSC due to its high reliability and reasonable cost. Since VSC-
HVDC has the ability to supply power into passive systems (no synchronous machines or with
very small short circuit capacity), it has been used on the receiving side to supply remote
isolated loads, for example. Additionally, it avoids increasing the short circuit capacity,
because the AC fault current is controllable. While A VSC technology is utilized on the
receiving side, where the converter is composed of an IGBT-based bridge, converter reactor
(to link the VSC to the AC system), DC capacitor (to boost the DC voltage up and to
reduce the effect of the impulse current when the bridge is off), and AC filters.
Voltage Source Converter (VSC) technology has some remarkable features such as its
requirement for more economic AC filter for high order harmonics elimination. Further-
more, energy storage capacitors on the DC side control the power flow besides acting as
DC harmonic filters. The switching occurs at high frequency, few kHz, using one of the
pulse width modulation (PWM) techniques in order to get a smoother signal and elimi-
nate low-order frequency harmonics. This switching technique is called self-commutated or
forced-commutated because the converter forces the converter switches to turn ON and OFF
frequently in one cycle. This technology has resolved several issues. For example, both active
and reactive power can be controlled independently using one of the PWM techniques. In
other words, it does not require a reactive power source as it can operate in any quadrant-
i.e. rectifier/inverter operation with lagging/leading power factor. [30,35,39]
The performance evaluaiton of the VFSPWM is conducted on Inverters only. Inverters,
in general, are static power converters that mainly produce, from a DC source, a controllable
AC waveform output. The output waveforms of the force-commutated inverters are discrete
due to the forced switching feature. Hence, the transition in the inverters is extremely
quick at the expense of the wave quality (smoothness). Although, it is desired to produce a
sinusoidal waveform, the discrete output behaves like one [31]. The generated AC voltage is
composed of discrete values, high dv/dt, that constrains the load to be inductive to smooth
the output. If the load is capacitive, an inductive filter is required between the VSI AC
side and the load to suppress any generated current spikes. The switching frequency in
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the VSI configuration can be high compared to the line frequency, for instance, 1 kHz or
below. For high-voltage applications, each switch group consists of two or more switching
devices (IGBT, GCT, or GCT) connected in series to withstand the high power and voltage
rating [40]. Single-phase VSI can be configured as a half-bridge or full-bridge VSI. The
former consists of two non-simultaneous switch groups (to avoid short circuiting the DC link
voltage source and the undefined switch states), and two large capacitors to set a neutral
point N and the low-order current harmonics injected by the operation of the inverter. On
the other hand, a full-bridge VSI has a similar structure to the half-bridge except that it
has an additional leg to set the neutral point to the load, Figure 2.1. Also, the output AC
voltage could only reach up to the DC link voltage value, unlike the half-bridge where it could
reach up to one half the DC link voltage value. The three-phase VSI, discussed in section
7, is the inverter suitable for medium- to high-power applications. There are three legs in
this inverter with eight valid switching states (each leg cannot operate simultaneously, the
top and the bottom switches of any leg cannot both be on or off simultaneously). In order
to ensure the selection of the valid states only, a controller that uses different modulation
techniques is implemented to send the gating signal to the the switching devices. The most
commonly used ones are carrier-based pulse width modulation. [31, 37,40]
Figure 2.1: Full-Bridge Voltage Source Inverter
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There are several types of PWM techniques. We found it convenient to follow this cat-
egorization: carrier-based PWM and programmed PWM. Although the programmed PWM
technique shows better voltage output quality with lower switching losses, they require com-
plicated control circuits and very advanced computers. Therefor, carrier-based PWM tech-
niques are more viable [41]. The mechanism of the carrier-based PWM is that the switches
turn on and off based on comparing a modulation signal vc, which is the desired AC output,
with a triangular carrier wave v∆, which has the desired switching frequency. If the mag-
nitude of vc is greater than v∆, the upper switch in one leg will be on and the lower is off.
Conversely, when the magnitude of vc is less than the v∆, the upper switch in one leg is off
and the lower is on. When the modulation signal is sinusoidal the PWM technique will be
referred to as sinusoidal PWM (SPWM). This modulation technique is used in the single-
phase full-bridge VSI can be bipolar, where the output voltage is positive or negative due to
the utilization of only one modulation wave just like the half-bridge VSI as shown in Figure
2.2. Unipolar SPWM utilizes two 180◦ out of phase modulation waves and one triangular
carrier wave, as shown in Figure 2.3,to eliminate the odd multiples of the switching frequency
and produces output voltage that has positive, negative, or zero value. The switching on
each leg is controlled by one modulation wave to produce the AC output shown in Figure
2.3 [42, 43]. Unipolar SPWM can be applied by using an easier format that is composed of
one modulation wave and unidirectional triangular carrier wave as shown in Figure 2.4 [44].
The case for the three-phase VSI is shown in Figure 2.5. This modulation technique
is similar to the single-phase full-bridge VSI, except that it uses three 120◦ out of phase
modulation waves ( va, vb, and vc ) instead of just one like the single-phase half-bridge/full-
bridge bipolar. The SPWM technique has two main factors to control the fundamental-
frequency component in the inverter output voltage: 1) amplitude-modulation ratio, and 2)
frequency-modulation ratio. Amplitude-modulation ratio, also known as modulation index
(ma), is the ratio of the peak value of vc to the peak value of v∆ that controls the amplitude
of the fundamental component of the AC output voltage. Usually this ratio is less than one;
however, if ma is greater than one, overmodulation will occur with higher fundamental AC
output voltage (around 22% increase) but with more low-order harmonic components. If
this ratio is too high, i.e., ma > 3.24 , it could lead to a square-wave modulation where the
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Figure 2.2: Bipolar SPWM VSI Carrie, Modulating signal and Output
Figure 2.3: Unipolar SPWM VSI Carrie, Modulating signal and Output
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Figure 2.4: Unidirectional carrier SPWM
each leg in the inverter is ON for one-half cycle of the AC output period. The frequency-
modulation ratio (mf ) is the ratio of the frequency of v∆ to the frequency of vc. The highest
harmonics are having the orders equal to this ratio and its multiples. If mf is an integer,
which means the carrier wave is synchronized with the modulation wave, this scheme will
be called synchronous PWM. Obviously, asynchronous PMW is another case where mf is
not an integer. Hence, subharmonics or noncharacteristic harmonics (not a multiple of the
fundamental frequency) will be presented in the output AC voltage. To use one carrier wave
only and keep the SPWM features in the three-phase VSI, mf should be an odd multiple of
3. [31, 40]
A modified SPWM technique is presented in [45]. It has been observed that the data
change rate at the peaks is low leading to the conclusion that the modulation in this period
can be ignored. Therefore, the carrier wave has been modified to stop the switching for 60◦
centered at the peaks, Figure 2.6. This modulation technique improved the harmonics profile
and lowered the switching losses. Besides, it increased the fundamental component [44].
Instead of using overmodulaiton technique to boost up the inverter output voltage, [46]
proposed a technique known today as third harmonics injection that can be utilized and
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Figure 2.5: Three-phase SPWM VSI Carrie, Modulating signal and Output
Figure 2.6: Modified Sinusoidal Pulse-Width Modulation
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increase the output voltage up to
2√
3
(≈ 15.5%) while maintaining the harmonics profile
similar to that of the SPWM technique. As the name is self-explanatory, this technique adds
a third harmonic component ,
1
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the fundamental component, to the sinusoidal modulation
wave to result in a modulation wave that is flattened on the top (the peak value of vc does
not exceed the peak value of v∆ ). The third harmonic in the inverter output voltage (line-
to-line) is canceled out by subtracting the line-neutral phases from each other [31, 40]. The
single-phase harmonic injection pulse width modulation technique is shown in Figure 2.7.
Figure 2.7: Harmonics Injection Pulse-Width Modulation
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3.0 RESEARCH PLAN
The research plan is to compare the presented VFSPWM technique to the other commonly
used methods ,e.g. , SPWM, Sawtooth PWM, and Modified PWM. The evaluation this novel
PWM performance and its improvement in the power conversion efficiency is conducted in
several steps. In this chapter we cover the analytic procedure used to develop this new
PWM technique. Then we will present a model to simulate the modulation technique.
A brief introductory of the the comparison measurements are then presented. A validation
procedure for the model is used to ensure the reliability of this model used for the evaluation.
Finally, a description of the model for the other PWM techniques is presented.
3.1 MODULATION SCHEMES
As mentioned before, the goal of the modulation techniques is to enforce the inverter to
generate a waveform that has a fundamental component equal to a desired sinusoidal wave.
The first attempt to achieve this objective was a simple form known as square-wave modu-
lation. The switching frequency in this modulation technique is equal to the line frequency,
i.e., 60Hz or 50Hz. In other words, the inverter output has a positive value for one half-cycle
and negative for the other half-cycle. This method produces excellent fundamental compo-
nent but has uncontrollable magnitude. Therefore, a single-pulse-width modulation is used
to control the inverter fundamental output. This modulation technique has one pulse per
cycle as well. The width of this pulse can be increased or decreased, thus controlling the
magnitude of inverter output. Unfortunately, these two techniques contains high distortion.
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One method to generate an output with reduced distortion is known as multiple-pulse-
width modulation. This technique substituted the single pulse output by several pulses that
has a total area equal to the area of the single pulse. The width of these pulses is constant.
This process is achieved by comparing a DC wave (reference) with a triangular wave (carrier).
When the reference wave is greater than the carrier wave, the gating pulse in on the ON
state, closing the inverter switch. The inverter output is a function of the ration between
the amplitude of the reference wave to the carrier wave, known as modulation index (ma).
The output, however, still has distortion that mandates the use of expensive filters.
Another modulation technique that uses the same principle of the high-frequency switch-
ing as in the multiple-pulses-width modulation is the Sinusoidal PWM (SPWM). The width
of the gating signal is modulated according to the instantaneous amplitude of a sinusoidal
wave (reference). This method reduces the inverter output distortion significantly and the
relationship between the reference frequency and the carrier frequency is known as frequency
modulation (mf ). When mf is high, the harmonics distortion will be having the frequency of
this mf , thus reducing the filter size. However, the increase in the switching frequency leads
to significant increase in the switching losses which affect the conversion efficiency. Besides,
This technique may not reach the switching devices capacity and limit the inverter output
to the ma = 1.
The presented modulation technique utilizes the same concept of the pulse width of
the square-wave technique. By way of explanation, it increases the width of the pulses
while maintaining the same number of pulses per cycle to improve the utilization of the
DC input. Hence, the fundamental component increases proportionally to the increase of
the width of the pulse. In addition, this new modulation technique takes advantage of the
high-frequency feature in the SPWM technique. The switching frequency is divided into
high and low frequencies. The low-frequency period is 60◦ and starts when the data change
in the reference wave is small. Therefore, the low-frequency should be centered at the peak
of the reference wave. That is due to the fact that the use of high-frequency modulation
in this period may cause more switching losses with unnoticeable increase in the inverter
output accuracy. The high-frequency is placed in the beginning and ending for each cycle of
a sine wave. This new modulation technique is shown in Figure 3.1.
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Figure 3.1: Variable-Frequency Inverse Sinusoidal Pulse Width Modulation
3.2 PSCAD MODEL
The model is divided into three primary components: Voltage-source inverter model, carrier
generators, and gate pulse generators. The inverter model represents a single-phase full-
bridge voltage-source inverter circuit, shown in Figure 3.2. It includes a DC source that
represent a DC bus or link and 2 shunt capacitors on the DC side to set a neutral point N.
Each capacitor has the same theoretical voltage VDC/2.
1. The inverter model has two legs, leg A and leg B, where leg A produces the positive
half of the inverter and leg B produces the negative half to synthesize an output that has
+VDC , 0, and −VDC values. There are two switches per leg, upper and lower, where each
switch consists of a Insulated-Gate Bipolar Transistors (IGBT) and a feedback diode.
This diode is required to keep the inductive load current flowing and prevent the voltage
spikes during the switching commutations. The load has been chosen arbitrary to be
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Figure 3.2: Full-Bridge Inverter
inductive for two reasons: first, the model has to reflect real industrial projects where
the load in the power grid is primarily inductive. Second, If the the load is resistive,
the change in the power factor will be unnoticeable. Besides, if the load is capacitive,
extensive current spikes may be generated and inductive filters are likely to be required.
The value of the inductance is equal to 26 mH.
2. The carrier generator is a model that creates a unidirectional variable-frequency in-
verse sinusoidal wave. This carrier produces the two switching frequencies, low and high.
In Figure 3.3, mflow is equal to 6 and mfhigh is equal to 15. A frequency selector is con-
nected to these two frequency sources to alternate between these two frequencies. The
fundamental frequency is 60 Hz, which can be changed to any other frequency such as
50 Hz. In order to maintain the inverter output symmetry, the sinusoidal wave, that
alternates between 6-15 times 60Hz, has been chosen to be a cosine function. This cosine
signal is then run through an absolute function to change it into unidirectional wave.
Then it flips vertically by multiplying the signal by -1. Finally, the unidirectional wave
is shifted to the positive side by offsetting it by 1 to form the carrier shown in Figure
3.1.
3. The gate pulse generator provides a control signal to the inverter. It consists of two
comparators and two logical inverters. The comparators in Figure 3.4 generate a pulse
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Figure 3.3: Carrier Generator
when the modulated carrier is less than a generated sinusoidal wave (reference). And
generate a zero when the carrier is over the reference wave. Each carrier generator is
designated to one leg in the full-bridge inverter and one sinusoidal reference wave. The
two sinusoidal reference are 180◦ out of phase. Since the upper and lower switches per
leg should be in the opposite states, the output of the comparator gets the opposite
value by using the logical inverter. The generated pulses then control the switches in the
full-bridge inverter to produce an output that has an RMS value close to the reference
wave. The gating signal is shown in Figure 3.1.
3.3 PERFORMANCE PARAMETERS
To evaluate and validate the new PWM technique and the model, a set of quality mea-
surements needs to be defined. Weighted Total Harmonic Distortion (WTHD) and the
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Figure 3.4: Gate Pulse Generator
fundamental component (V1 or I1) are the two widely used parameters for comparisons. In
order to understand the concepts of the WTHD and the fundamental components, we need
to explain briefly the Fourier series analysis.
3.3.1 Fourier series analysis
Jean-Baptiste Joseph Fourier invented a method to describe periodic waves with trigono-
metric functions that have multiple frequency of the fundamental period T . This method is
known as Fourier Series. The periodic function is represented as
f(t) = av +
∞∑
n=1
ancos nω◦t+ bnsin nω◦t (3.1)
where av, an, and bn are known as Fourier coefficients. And ω◦ is the fundamental frequency
and its multiples are the harmonic frequencies. The Fourier coefficients can be calculated as
follows:
av =
1
T
∫ t◦+T
t◦
f(t) dt (3.2)
an =
2
T
∫ t◦+T
t◦
f(t)cos (nω◦t) dt (3.3)
bn =
2
T
∫ t◦+T
t◦
f(t)sin (nω◦t) dt (3.4)
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Forming the signal symmetrically is beneficial in a sense that the calculation of the harmonics
is convenient. For example, even-function symmetry has this form
f(t) = f(−t) (3.5)
This form reduces the tedious calculation of the coefficients and expresses them as follows
av =
2
T
∫ T/2
0
f(t) dt (3.6)
an =
4
T
∫ T/2
0
f(t) cos (nω◦t) dt (3.7)
bn = 0, for all n. (3.8)
The function is odd when it has this form
f(t) = −f(−t) (3.9)
In this case, the coefficient calculation is simpler and is expressed as follows
av = 0 (3.10)
an = 0, for all n. (3.11)
bn =
4
T
∫ T/2
0
f(t) sin (nω◦t) dt (3.12)
When the wave is repeated in an opposite sign after one-half cycle, it will be called half-wave
symmetry. It gains more simplification and has the following mathematical expression
f(t) = −f(−t− T/2) (3.13)
This form can be even, odd or neither. The coefficients will have to following forms
av = 0 (3.14)
an =
4
T
∫ T/2
0
f(t) cos (nω◦t) dt, for k odd. (3.15)
an = 0, for k even. (3.16)
bn =
4
T
∫ T/2
0
f(t) sin (nω◦t) dt for k odd. (3.17)
bn = 0, for k even. (3.18)
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The calculation of the coefficient can have the simplest form if the function is quarter-wave
symmetry. When a function is half-wave and has a symmetry at the positive or negative
midpoint, this function will be know as quarter-wave symmetry. This symmetry can be even
or odd. If the function is even, the coefficient will be calculated this way
av = 0 (3.19)
an =
8
T
∫ T/4
0
f(t) cos (nω◦t) dt, for k odd. (3.20)
an = 0, for k even. (3.21)
bn = 0, for all k. (3.22)
When the function is odd, the coefficients is similar to the ones in Equations (3.19)-(3.22)
except they have the following modifications
av = 0 (3.23)
an = 0, for all k. (3.24)
bn =
8
T
∫ T/4
0
f(t) sin (nω◦t) dt, for k odd. (3.25)
bn = 0, for k even. (3.26)
3.3.2 Fundamental component and WTHD
As mentioned previously in section (3.3.1), A periodic function can be expressed in this form
f(t) = av +
∞∑
n=1
ancos nω◦t+ bnsin nω◦t
= av
+ a1cos ω◦t+ a2cos 2ω◦t+ a3cos 3ω◦t+ ...
+ b1sin ω◦t+ b2sin 2ω◦t+ b3sin 3ω◦t+ ... (3.27)
Since the inverter output has quarter-wave symmetry, the fundamental components (V1 or
I1) can be simply expressed by calculating the first term in either equation (3.20) for the
even function or equation (3.25) for the odd function.
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The total harmonic distortion (THD) is the ratio between the fundamental component
and the rest of the harmonics. In other word, this factor depicts how close the inverter output
to desired reference wave. The THD for half-wave symmetric function can be calculated using
the following expression
THD =
1
V1
√√√√ ∞∑
n=3,5,7,···
V 2n (3.28)
Or
THD =
√(
Vrms
V1,rms
)2
− 1 (3.29)
The weighted total harmonic distortion (WTHD) is similar to the THD except that it assigns
weights to the harmonics. The low-order harmonics get more weight than the high-order
harmonics. This is beneficial in a sense that this parameters indicates who much the curve
depends on the low-order harmonics. WTHD can be expressed as following
WTHD =
1
V1
√√√√ ∞∑
n=3,5,7,···
(
Vn
n
)2
(3.30)
These measurements can be calculated using the build-in functions in PSCAD. For example,
the on-line Frequency Scanner (FFT) determines the harmonics coefficient, including the
fundamental component, of the input signal. After specifying the base frequency, the number
of phases and the number of harmonics needed, it calculates the harmonic magnitude, phase
and the DC offset as well. Harmonic Distortion Calculator is another built-in function that
can finds the WTHD. This can be seen in Figure 3.5. On the other hands, PSPICE using
OrCAD calculates the WTHD of a signal by toggling the FFT function in the PSPICE
Schematics.
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Figure 3.5: PSCAD FFT and THD components
3.4 MODEL VALIDATION
To ensure the validity of the PSCAD model, a mathematical representation has been con-
ducted. Besides, PSPICE using OrCAD has been utilized to support the PSCAD model
by matching the inverter output fundamental component and the WTHD. This validation
examines two modulation methods, SPWM and VFSPWM. We added the SPWM to the
validation process because this modulation technique has been studied extensively by several
researchers. Therefore, it supported the validation of the VFSPWM. Besides, SPWM is the
benchmark method.
3.4.1 Mathematical Model
In this section we examine the VFSPWM technique mathematically. As we mentioned in
section 3.3, the fundamental components and the WTHD are calculated using the Fourier
coefficients. The quarter-wave symmetry property in the inverter output makes equation
(3.25) the focal point. Since the output of the inverter has several pulses with different
width as shown previously in Figure 3.1, it is required to calculate the Fourier coefficients
for each pulse. These coefficients are then added together to provide the harmonics coeffi-
cient of the inverter output. This coefficient can be expressed as follows
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bn =
2
T
Vdc
[∫ α1
0
sin nωt d(ωt) +
∫ α2
α1
sin nωt d(ωt) + · · · (3.31)
+
∫ pi/2
αm
sin nωt d(ωt)
]
=
2Vdc
T
(
1− cos nα1 + cos nα2 + · · ·+ cos nαm
n
)
(3.32)
=
2Vdc
nT
[
1 +
m∑
k=1
cos(nαk)
]
(3.33)
Since T =
pi
2
,then
bn =
4Vdc
npi
[
1 +
m∑
k=1
(−1)k cos(nαk)
]
for n=1,3,5,... (3.34)
where α1 < α2 < α3 < · · · < pi2 . And to find the RMS value, simply divide bn by
√
2. We
used MATLAB to calculate the fundamental component and the WTHD for the SPWM and
VFSPWM.
3.4.1.1 Sinusoidal Pulse Width Modulation The analysis of the SPWM has been
done already by different researchers. Therefore, we are built a MATLAB code that rep-
resents the sinusoidal pulse-width modulation technique mathematically. This MATLAB
code has several parts. First, the input parameters are the arbitrary chosen initial switching
angles. Then we set the other initial parameters such as the modulation index (ma) and the
modulation ratio (mf ). If the input parameters are in seconds, they need to be converted
into radian unit.
function s = spwm(x)
Ma=1;
Mf=24;
x=x*120*pi;
The next part is for finding the switching angles that form the chain of the gating pulses.
Finding the angles is achieved by using a built-in MATLAB function called fzeros. This
function finds the zeros of the the difference between two parts. The first part is the triangular
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carrier and the second part is the sinusoidal reference wave. The triangular wave can be
expressed by taking the trigonometrical inverse of the a cosine function that has a frequency
equal to mf . This term is normalized by dividing it by pi . These zeros are the angles when
the reference wave and the triangular wave are equal. If the gating signal starts with the
OFF state, then we need to add another fzeros equation with an initial value equals to 0.
The number of angles here is 4.
s = [ fzero( @(x)(acos(cos(Mf*x))/pi)-Ma*sin(x),x(1),[0 pi/2]);
fzero( @(x)(acos(cos(Mf*x))/pi)-Ma*sin(x),x(2),[0 pi/2]);
fzero( @(x)(acos(cos(Mf*x))/pi)-Ma*sin(x),x(3),[0 pi/2]);
fzero( @(x)(acos(cos(Mf*x))/pi)-Ma*sin(x),x(4),[0 pi/2])];
After we find the angles (α1 · · ·αk), we calculate b1, b3, · · · , bn using equation (3.34). This
example calculates the harmonics up to the 63rd order. Then we use the these Fourier
coefficient to calculate the WTHD using equation (3.28) or (3.29).
H=0;
for n=3:2:63
H(n)=abs((400/(n*pi))* (1-cos(n*s(1))+cos(n*s(2))-cos(n*s(3))+cos(n*s(4))));
end
V1=(400/(pi))* (1-cos(s(1))+cos(s(2))-cos(s(3))+cos(s(4)))
THD=100*sqrt(sum(H.^2))/V1
3.4.1.2 VFSPWM
• Output Voltage Calculation
To calculate the inverter RMS output voltage of the mth pulse, let us assuming each
pulse width is δ, Figure 3.6:
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Figure 3.6: Inverter Output using VFSPWM Technique
VLL,m =
[
2
2pi
∫ αm+δm
αm
V 2DC d(ωt)
] 1
2
=
[
V 2DC
pi
(αm + δm − αm)
] 1
2
=
[
V 2DC
pi
δm
]
1
2 (3.35)
And for all the pulses, the inverter RMS output voltage will be:
VLL =
[
V 2DC
pi
2p∑
m=1
δm
] 1
2
, p = mf − 1
= VDC
[ 2p∑
m=1
δm
pi
] 1
2
(3.36)
The instantaneous output voltage should have the this form:
υo =
∞∑
n=1,3,5,...
Bnsin (nωt) (3.37)
As shown in Figure 3.6, there is a negative pulse that has a width, αm, equal to a posi-
tive pulse that is displaced by pi and start at δm. With this structure, this wave has the
even-symmetry property. Therefore, the Fourier Coefficient An is equal to 0 and Bn is
calculated for odd harmonics only. We are calculating the coefficient Bn for each pair of
pulses and we denoted it bn. Eventually we are adding these bn coefficient to find the
final Bn value. This coefficient can be derived as follows:
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bn =
2
pi
[ ∫ α+δm
α+ δm
2
VDC sin(nωt) d(ωt)−
[ ∫ pi+α+ δm
2
pi+α
VDC sin(nωt) d(ωt)
]
=
2VDC
pi
[−cos (n(αm + δm))
n
+
cos (n(αm +
δm
2
))
n
+
cos (n(pi + αm +
δm
2
))
n
− cos (n(pi + αm))
n
]
(3.38)
Let us assume that:
X1 = n(αm +
δm
2
) and Y1 = n(αm + δm)
X2 = n(pi + αm +
δm
2
) and Y2 = n(pi + αm)
We can say that:
X1 + Y1
2
=
1
2
[
n(αm +
δm
2
) + n(αm + δm)
]
=
1
2
[
n
(
2αm +
3δm
2
)]
= n
(
αm +
3
4
δm
)
(3.39)
Y1 −X1
2
=
1
2
[
n(αm + δm)− n
(
αm +
δm
2
)]
= n
δm
4
(3.40)
X2 + Y2
2
=
1
2
[
n(pi + αm +
δm
2
) + n(pi + αm)
]
=
1
2
[
n
(
2pi + 2αm +
δm
2
)]
= n
(
pi + αm +
δm
4
)
(3.41)
Y2 −X2
2
=
1
2
[
n(pi + αm)− n
(
pi + αm +
δm
2
)]
= −nδm
4
(3.42)
Let us substitute equations (3.39)-(3.42) in this geometric function:
cos(X)− cos(Y ) = 2sin
(
X + Y
2
)
sin
(
Y −X
2
)
We are getting the following expressions:
cos(X1)− cos(Y1) = 2sin
(
n
(
αm +
3
4
δm
))
sin
(
n
δm
4
)
(3.43)
cos(X2)− cos(Y2) = 2sin
(
n
(
pi + αm +
δm
4
))
sin
(− nδm
4
)
= −2sin(n(pi + αm + δm
4
))
sin
(
n
δm
4
)
(3.44)
Because n is odd, n=1,3,5,...
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Substituting equations (3.43) and (3.44) in (3.38) will result the following:
bn =
4VDC
npi
sin
(
n
δm
4
)[
sin
(
n
(
αm +
3
4
δm
))− sin(n(pi + αm + δm
4
))]
(3.45)
The Fourier Coefficient Bn for all the pulses is:
Bn =
2p∑
m=1
4VDC
npi
sin
(
n
δm
4
)[
sin
(
n
(
αm +
3
4
δm
))− sin(n(pi + αm + δm
4
))]
(3.46)
The final υo expression can be found by substituting equation (3.46) in (3.37) to get:
υo =
∞∑
n=1,3,5,...
2p∑
m=1
4VDC
npi
sin
(
n
δm
4
)[
sin
(
n
(
αm+
3
4
δm
))−sin(n(pi+αm+δm
4
))]
sin(nωt)
(3.47)
• The Number of Angels
To find the number of the intersections between the carrier and the reference waves, the
number of α’s, each half-cycle is divided into three areas as shown in Figure 3.7. Each
area has a period of 60◦. In each area the number of α’s can be found using the following
expression:
number of α(Area i) =
2
3
(mf − 1) +Xi−1 (3.48)
Where mf is the modulation ration. X is the residue of rounding the value of α from
the previous area, X=0 in the first region. Let us take Figure 3.7 as an example where
the modulation ratios are 8 and 2:
Number of α’s in area 1:
2
3
(8− 1) = 4.666 rounded to 5 α′s (3.49)
X1 is equal to -0.333
Number of α’s in area 2:
2
3
(2− 1) + (−0.333) = 0.333 rounded to 0 α′s (3.50)
X2 is equal to 0.3333
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Figure 3.7: VFSPWM 8−2 Angels
Number of α’s in area 3:
2
3
(8− 1) + (0.333) = 5 α′s (3.51)
The total number of α’s is 10.
The calculation of α’s should follow these rules:
1. When mfhigh is not triplen, the last α in area 1 must shift to area 2.
2. When mfhigh is not triplen, the first α in area 3 must shift to area 2.
• Finding the Angles
It is better to analyze one pulse first and calculate the angles, α’s, in it and then gener-
alize this calculation for the rest of the pulses in a cycle. Each pulse is divided into two
areas: even and odd. The even α’s, α2, α4,α6 and more, are in the even region in each
pulse. Similarly, α1, α3,α5 and more are in the odd region of each pulse. Figure 3.8a
shows the carrier and the reference waves between α7 and α8 in Figure 3.7 that forms a
single pulse. The calculation of the angles in the mth pulse follows this procedure:
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(a) VFSPWM of m th Pulse
(b) VFSPWM Even α (c) VFSPWM Odd α
Figure 3.8: VFSPWM Alpha’s Calculation
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1. Even Area:
As shown in Figure 3.8b, the carrier function is
Ac(1− |cos(mfωt)|) (3.52)
The function of reference wave is
Ar sin(ωtm) (3.53)
Equate equation (3.52) to equation (3.53) to get
Ac(1− |cos(mfωt)|) = Ar sin(ωtm) (3.54)
Where the time in the mth pulse is equal to:
tm = tx +
mTs
2
(3.55)
Equation (3.54) can be expressed as follows:
Ac(1− |cos(mfωt)|) = Ar sin(ω
(
tx +
mTs
2
)
)
1− |cos(mfωt)| = ma sin(ω
(
tx +
mTs
2
)
) (3.56)
Where ma is the modulation index
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2. Odd Area:
As shown in Figure 3.8c, the carrier function is
Ac(1− |cos(mfωt)|) (3.57)
The function of reference wave is
Ar sin(ωtm) (3.58)
Equate equation (3.57) to equation (3.58) to get
Ac(1− |cos(mfωt)|) = Ar sin(ωtm) (3.59)
Where the time in the mth pulse is equal to:
tm = tx +
mTs
2
(3.60)
Equation (3.59) can be expressed as follows:
Ac(1− |cos(mfωt)|) = Ar sin(ω
(
tx +
mTs
2
)
)
1− |cos(mfωt)| = ma sin(ω
(
tx +
mTs
2
)
) (3.61)
Since the equations (3.56) and (3.61) are the same, then solving for tx is easier. After
finding tx, we substitute it in equation (3.60) to find the angles of the mth pulse in
seconds. This unit of the angles can be changed into degrees by multiplying the founded
tm by 2pif .
The VFSPWM MATLAB code has almost the same structure of the SPWM code. It has
two modulation ratio, mf1 and mf2 that are equivalent to mfhigh and mflow respectively.
In this code mfhigh is equal to 15 and mflow is equal to 6. The unit conversion for the
initial angles was eliminated because the angles were already in radian.
function H = myfun(x)
Ma=0.1
Mf1=15; % High frequency
Mf2=6; % low frequency
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The implementation of the function fzero has two parts as well, carrier and reference
wave. Since teh carrier has high-frequency and low-frequency, the set of fzero equations
need to be divided into two groups. The first group is to calculate the notches for the
period [0, pi
3
]. On the other hand, the second group finds the zeros for the period [pi
3
, pi
2
].
In this example, we tried to find eight angles.
ang = [fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(1),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(2),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(3),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(4),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(5),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(6),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(7),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(8),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(9),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf1*(x)))-Ma*sin(x),x(10),[0 pi/3]);
fzero( @(x)1-abs(cos(Mf2*(x)))-Ma*sin(x),x(11),[pi/3 pi/2]);
fzero( @(x)1-abs(cos(Mf2*(x)))-Ma*sin(x),x(12),[pi/3 pi/2])]
Finally this part uses the calculated coefficient to find the WTHD which is based on 63
harmonics. The result of the validation is presented after we explain the PSPICE model.
One needs to notice that the variables name are not similar to the SPWM code but they
achieve the same purpose.
H=0;
for n=3:2:63
H(n)=abs((400/(n*pi))* (1-cos(n*ang(1))+cos(n*ang(2))-cos(n*ang(3))+
cos(n*ang(4))-cos(n*ang(5))+cos(n*ang(6))-cos(n*ang(7))+
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cos(n*ang(8))-cos(n*ang(9))+cos(n*ang(10))-cos(n*ang(11))+
cos(n*ang(12))));
end
V1=(400/(pi))* (1-cos(ang(1))+cos(ang(2))-cos(ang(3))+cos(ang(4))-
cos(ang(5))+cos(ang(6))-cos(ang(7))+cos(ang(8))-cos(ang(9))+
cos(ang(10))-cos(ang(11))+cos(ang(12)))
THD=100*sqrt(sum(H.^2))/V1
3.4.2 PSPICE Model
As we mentioned before this is a second validation step where at the end of this chapter we
are presenting the results of the validation. Before we show the result of the validation, we
are explaining a PSPICE model that is used for the validation. The process of the validation
is following the same sequence as in the mathematical section. The first part explains the
PSPICE model used to simulate the SPWM technique. The second part is the PSPICE
model of the VFSPMW modulation technique.
3.4.2.1 Sinusiodal Pulse Width Modulation This model consists of two 180◦ out
of phase AC sources that represent the two sinusoidal reference waves explained in the
previous sections. Also, it includes the carrier source that generates a triangular wave.
These sources are shown in Figure 3.9. These two reference waves are compared to the
triangular carrier to generate the gating signal. The generator signal creates a train of
pulses based on the instantaneous amplitude of the reference waves and the carrier. The
output of these generates is one when the reference wave is greater than the carrier wave,
and zero otherwise. To perform this comparison, several process should be taken: First,
the gating generator subtracts the carrier wave from the reference to determine the crossing
points. The generator then transforms this signal into a one-sided by using an absolute
function. By adding these two signal, the negative side is eliminated. Then a limiter with a
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Figure 3.9: Sinusoidal PWM Reference and Carrier Generators
high gain is used to regulate the one-sided signal and ensure the transition between 1 or 0 is
rapid. Figure 3.10 shows the two PSPICE gate generators where each one is assigned with
a reference wave. This mechanism can be depicted in the following expression
gate1,2 = reference1,2 − carrier + |reference1,2 − carrier| (3.62)
The signal denoted ”gate1” in Figure ?? goes to the inverter upper switch of leg A and lower
switch of leg B. Where the signal ”gate2” controls the inverer lower switch of leg A and
upper switch of leg A. Figure 3.11 shows the model of the full-bride single-phase inverter.
The blocks denoted ”Sbreak” in the figure is acting as ideal switches. The blocking resistance
for these ideal switches is adjusted to 1 MΩ and the conduction resistance is set to 10 mΩ.
The modification to these resistances was mandatory to mimic the IGBT switches in the
PSCAD model. Hence, the switching time (slope) of the two models,PSCAD and PSPICE,
should be similar. This step ensures the accuracy in the validation. The gating signal and
the inverter output are shown in Figure 3.12. The upper plot is the triangular carrier with
the two sinusoidal reference waves. The two next plots are the gating signals for leg A and
leg B. The last plot is the inverter output that represents the desired wave (reference wave).
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Figure 3.10: SPWM Gating Generator
Figure 3.11: Full-Bridge VSI Model
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Figure 3.12: SPWM gaiting signal and output
3.4.2.2 VFSPWM This model has several common parts with the SPWM model such
as the sinusoidal wave sources, the gating generator and the full-bridge voltage-source in-
verter. It is better to describe the carrier because it is the only part that is different from the
SPWM PSPICE model. The carrier model shown in Figure 3.13 consists of a high-frequency
carrier generator and a low-frequency carrier generator, mfhigh = 5 and mflow = 3 respec-
tively. Each generator contains a sine wave source that is rectified to the positive side by
using the absolute built-in function. This rectified wave is then flipped to the negative side
by multiplying it by (-1). Then it is shifted to the positive side to form the inverse sinusoidal
carrier. These two carrier signals are then multiplexed to create the one carrier that switches
in high-frequency for the first and last 60◦ per half-cycle while switching at low-frequency
for 60◦ in the middle of the half-cycle. This process is achieved by using two digital clocks.
Each clock has a frequency of 120◦ and a duty cycle equals to 50%. They control two ideal
switches, denoted ”Sbreak” in the Figure 3.14, to alternate between the two carrier signals.
The gating signal in Figure 3.10 is using this carrier to control the switches of the VSI in
Figure 3.11. The new carrier, gating signal, and the inverter output are all shown in Figure
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3.15. The upper plot is the variable-frequency inverse sinusoidal carrier with the two sinu-
soidal reference waves. The two other plots are the gating signals of leg A and leg B. The
last plot is the inverter output that represents the desired wave (reference wave).
Figure 3.13: Two VFSPWM Carrier with Different Frequencies
Figure 3.14: VFSPWM Carrier Generator
3.4.3 Validation Result
To ensure that the PSCAD model is accurate to assist in evaluating the VFSPWM algo-
rithm, A validation stage must be conducted. In this section the validation is based on two
measurements parameters: the spectrum and the WTHD of the inverter outputs. We are
comparing the WTHD and the harmonic coefficients, up to 63 harmonics, for the PSCAD,
PSPICE, and the mathematical model. The SPWM technique is validated first then we
apply the same validation process to the VFSPWM technique.
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Figure 3.15: VFSPWM outputs
3.4.3.1 Sinusoidal Pulse-Width Modulation We start the comparison when mf =
12. Figure 3.16 shows the Spectrum for the SPWM with ma = 0.9 and mf = 12. The
spectrum for the three models is almost identical. Figure 3.17 shows the V1 percent error of
the PSPICE and the PSCAD models, besides, the V1 percent error of the mathematical and
PSCAD model to measure the differences among the three models versus ma. The highest
error percent occurred at ma = 1 and its value is smaller than 1.2%. The spike at ma = 1 is
caused by the different behavior of the models when the peak of the reference wave is equal
to the peak of the carrier wave. The WTHD percent error versus ma is shown in Figure
3.19. The difference among the three models is really small. This difference is calculated in
percent error, with PSCAD as reference, to expose the difference clearly, Figure 3.18. The
percent error is low where the highest one is at ma and is equal to 1% because the MATLAB
code does not include the blocking and conduction resistances in the calculation. The rest
of the percent error are smaller than 0.5%. This confirms the validity of the the PSCAD
model.
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Figure 3.16: SPWM Spectrum - Ma=0.9 , Mf=12
Figure 3.17: SPWM Error
Figure 3.18: SPWM THD
42
Figure 3.19: SPWM THD Percentage Error
3.4.3.2 VFSPWM We arbitrary chose mflow = 3 and mfhigh = 9 for this validation
process. Figure 3.20 shows the Spectrum for the VFSPWM when ma = 1, for 63 harmonics.
The three models are almost identical and the difference is significantly small. Figure 3.21
shows the percent error of the PSPICE and the PSCAD models, besides, the percent error
for the mathematical and PSCAD model with the change of ma. The percent error is smaller
that 0.3% which confirms the validity of the PSCAD model. The next step is to compare
Figure 3.20: VFSPWM Spectrum - ma = 0.9, mflow = 3 and mfhigh = 9
the WTHD. The percentage error of the WTHD versus ma is shown in Figure 3.20. The the
three models are closely matched. The percentage error of the WTHD is depicted in Figure
3.22. As can be seen, all the values of the percentage error reside below 1.2%. After these
two validation steps we can assure the validity of the PSCAD models.
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Figure 3.21: VFSPWM Percentage Error
Figure 3.22: VFSPWM THD
Figure 3.23: VFSPWM THD Percentage Error
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3.5 OTHER MODULATION TECHNIQUES
I the previous sections we presented the analysis of the VFSPWM technique. Also we
described the models we built to help in evaluate the performance of this new modulation
algorithm. Furthermore, we emphasized these procedures by analyzing and building models
of the SPWM because it is the benchmark of this evaluation. Before we show the results of
the comparisons between the VFSPWM and SPWM technique, we prefer to add two more
commonly used modulation technique to help in generalize the comment in the results to an
acceptable extent. The two additional techniques are the sawtooth PWM and the modified
PWM. In this section we built and described two PSCAD models that represent the sawtooth
PWM and the modified SPWM. The difference between the SPWM model and these two
is the carrier generator only. Therefore, we changed and explained the components of the
carrier generator while used the other SPWM components.
3.5.1 Sawtooth Pulse-Width Modulation
The carrier generator in this model is similar to that of the SPWM model. In order to
generate a sawtooth carrier, the carrier configurations, shown in Figure 3.24, need to be
changed. If the duty cycle is 50% the carrier generator will create the SPWM triangular
wave. This duty cycle needs to be changed into 100% to form the sawtooth carrier designated
for the sawtooth PWM techinque. In this Figure, the mf is equal to 12 (720 Hz) and the
phase shift is zero. The carrier waveform along with the two reference waves are shown
in Figure 3.25. This carrier is known as trailing edge modulation where the modulation is
occurring during the sloppy curve. If the sloppy curve is left sided, then this technique is
called leading edge modulation. In this section we are discussing the trailing edge due to
the fact that the performance of the two modulation techniques is similar. The comparison
between the this carrier and the reference wave is achieved by the same comparator used for
the the SPWM. This comparator generates the gating signals that control the switches in
the full-bridge voltage-source inverter. This technique performances exactly like the SPWM
during the linear region, 0 ≤ ma ≤ 1.
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Figure 3.24: Sawtooth PWM Carrier Generator Configuration
3.5.2 Modified Pulse-Width Modulation
The carrier generator for the modified PWM is complicated in comparison to that of the
SPWM and sawtooth PWM. This carrier, depicted in Figure 3.26, consists of two frequency
sources, triangular wave generator and a zero source. A two input selector is used to alternate
between these two sources. This selector switches to channel A (the triangular wave) when
the value of the selector control input is 1. On the other hand, it switches to channel B
(zero frequency) when the selector control input is 0. A pulse generator is connected to the
two input selector control to control the selector by creating pulses varies between 0’s and
1’s. This pulse controller switches for 120Hz (twice the fundamental frequency) with duty
cycle equals to 2/3 the cycle. To ensure that the carrier and the reference wave are in phase,
the phase angle of the carrier is set to 120◦. This structure guarantees that the switching is
happening during the first and last 60◦ per half-cycle with no switching at all between these
two period. The carrier and the two reference waves are shown in Figure 3.27.
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Figure 3.25: Sawtooth PWM
Figure 3.26: Modified PWM Carrier Generator
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Figure 3.27: Modified PWM Carrier
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4.0 SINGLE-PHASE VFSPWM
The comparison in this section shows the result of the fundamental component and the
WTHD vs the modulation index. The SPWM technique is the reference (benchmark) algo-
rithm due to the fact that this technology is the most commonly used in the industry. The
modulation techniques are grouped into the same switching frequency and the same stress.
4.1 SIMILAR PULSES
To evaluate the new modulation technique, one way to do the comparison with the SPWM
is by checking the fundamental component and the WTHD for the modulation techniques
while the number of pulses in the inverter output voltage is the same; hence lower switching
losses. In the VFSPWM there are two switching frequencies. The combination of these two
frequencies must generate a carrier wave that has the same pulses per cycle for the SPWM.
Figure 4.1 shows an example of the SPWM and the VFSPWM having the same number of
pulses in half-cycle, 5 pulses. This can be achieved by equating the average of these two
frequencies to the SPWM frequency. If we examine the VFSPWM carrier for one cycle, we
will find that it can be divided into 6 areas. 4 areas switch at high frequency and 2 areas
switch at low frequency. Therefore, equation (4.3) shows the calculation of the VFSPWM
switching frequencies that would result in the same number of pulses per cycle as in the
SPWM. An example of the VFSPWM switching frequencies that correspond to the SPWM
technique with mf equal to 10 and 12 is shown in Table 4.1.
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Figure 4.1: Same Pulses Test (SPWM12 and VFSPWM7−4)
fSPWM =
4fV FSPWMH + 2fV FSPWML
6
(4.1)
Since the VFSPWM technique uses the unidirectional form, the new fSPWM should be one
half fSPWM to yield the following
fSPWM
2
=
4fV FSPWMH + 2fV FSPWML
6
(4.2)
fSPWM =
4fV FSPWMH + 2fV FSPWML
3
(4.3)
Where fSPWM is the SPWM switching frequency,
fV FSPWMH is the VFSPWM high switching frequency and
fV FSPWML is the VFSPWM low switching frequency.
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Table 4.1: Switching frequencies corresponding to the SPWM switching frequency
fSPWM fV FSPWMH fV FSPWML
10 7 1
10 6 3
12 8 2
12 7 4
12 9 0
Figure 4.2: The Fundamental Component (V1) Comparison in the Similar Pulses Test
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4.1.1 Voltage Fundamental Component
The comparison of the modulation techniques can be illustrated in Figure 4.2. In this
comparison, mf of the SPWM technique has been chosen arbitrary to be equal to 12. The
switching frequency of the MSPWM can be calculated as follows
fMPWM =
3 fSPWM
2
(4.4)
As can be seen, the increase of V1 is, generally, proportional to the increase in ma. Starting
at ma = 0.1, V FSPWM9−0 has the highest fundamental component all the way to ma = 1.
where V FSPWM8−2 increases rapidly to be the second highest at ma = 0.4 because the
inverter switches are staying ON longer in the period of the low frequency. Unlike the
V FSPWM8−2, V FSPWM7−4 has a smaller slope but higher than that of the MPWM at
ma = 0.9. The three VFSPWM curves gain the highest fundamental component for most
of the ma values. This result leads to the conclusion that all the VFSPWM techniques are
showing better utilization of the DC source over the SPWM, Sawtooth PWM and MPWM
methods. Yet, they all lack for the linearity associated with the SPWM, Sawtooth PWM
and MPWM techniques. The suddent increase in the MPWM at ma = 1.9 caused by the
change of the multiple gating pulses per cycel into one single pulse, this signal is known as
square wave. This square wave usually causes significant increase in the output distortion.
4.1.2 Harmonics Distortion
As we mentioned before, The harmonic reduction is of great importance. The WTHD equa-
tion (3.30) stated before shows that an increase in the harmonics would cause a proportional
increase in the WTHD as well. However, any increase in the fundamental component that
is greater than the increase in the harmonics would decrease the WTHD. Therefore, we
found it beneficial to present the square values of the harmonics to examine any increase
isolated from the fundamental component. This harmonic examination is shown in Figure
4.3. SPWM and Sawtooth PWM have the lowest harmonics. However, these harmonics
increase with the increase of ma. This increase is sharper than the other modulations be-
cause the lower-order harmonics are proportionally increasing. Hence, their harmonics are
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Figure 4.3: The Weighted Voltage Harmonics in the Same Pulses Test
worse than MPWM and V FSPWM9−0 at ma = 0.3. Between ma = 0.4 and ma = 0.5 the
highest harmonic in the SPWM technique is the 11th harmonic, V11 = 36 where the 13
th
harmonic is the highest in V FSPWM8−2, V13 = 28.6. Therefore, V FSPWM8−2 does better
at this point. Unfortunately , V FSPWM7−4 carried the highest harmonics through out the
comparison because the 11th harmonic is the highest in addition to the 3th, 5th, 7th and 9th.
In the overmodualtion region, all the VFSPWM techniques are about %33 higher that the
other modulations. This is due to the fact that the 3rd harmonic has the highest weight and
it is increasing by the increase of ma in the overmodulation region.
It is recommended to show the ratio between V1 and the weighted harmonics. Therefore,
we are using WTHD in equation (3.30). Figure 4.4 shows the WTHD of the modulation
techniques. for low ma, the WTHD for V FSPWM9−0 and MPWM are indicating good per-
formance because the V1 is considerably high. Since V1 and the harmonics for V FSPWM8−2
are improving rapidly, the WTHD is decreasing sharply to make V FSPWM8−2 the second
best modulation technique among the others at ma = 0.6. When ma ≤ 1 the three VFSPWM
methods started with %45 to %80 better performance than the SPWM and Sawtooth SPWM.
On the other hands, they tend to be closer to each other and when ma ≥ 1.
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Figure 4.4: Voltage WTHD in the Same Pulses Test
Figure 4.5: Current WTHD in the Same Pulses Test
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The ratio between the current ripple goes through the load and the fundamental current
I1 is shown in Figure 4.5. V FSPWM9−0 method stated as the best technique to achieve
the minimum WTHD at ma = 0.75. The WTHD for V FSPWM8−2 has improved quickly
to be the second best method up to ma = 0.85. At ma = 1, SPWM, Sawtooth PWM,
V FSPWM9−0 and V FSPWM8−2 have almost the same WTHD value.
4.2 SIMILAR STRESS
Previously we compared the modulation technique with the same number of pulses per cycle.
In this section we examine the modulation techniques with the same stress, dv
dt
. In other
words, we chose the VFSPWM techniques that satisfies this expression fSPWM = fV FSPWMH .
That means the number of pulses in the first and last 60◦ per half-cycle is the same of the
modulation techniques we are evaluating. For example, If fSPWM = 12, then the same stress
test will assign the following switching frequencies to the VFSPWM technique : (6-3) and
(6-0) along with MPWMmf=12. Figure 4.6 show an example of the same stress test.
Figure 4.6: Same Stress Test(SPWM 12 and VFSPWM 6−3)
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Figure 4.7: V1 vs Ma, Mf=12 with the same stress
4.2.1 Voltage Fundamental Component
In Figure 4.7, It can be observed that V FSPWM6−0 has the highest fundamental compo-
nent while the second highest is the MSPWM technique up to ma is equal to 0.7 where
the V FSPWM6−3 is becoming the second highest fundamental component. At this point
V FSPWM6−0 and V FSPWM6−3 are behaving identically when ma is greater than 0.7.
The average of the increase in the fundamental component in the V FSPWM6−0 is about
80 % of the SPWM technique. On the other hand, the average of the improvement in the
fundamental of the V FSPWM6−3 is about 33.3 % of the SPWM. Both V FSPWM6−0 and
V FSPWM6−3 does not lose the linearity feature in the linear region, however, the slope of
the V FSPWM6−0 technique is low which may be considered as a draw back as we will see
in the STATCOM application in Chapter 8.
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Figure 4.8: The Weight of the Voltage Harmonics vs The modulation Index with same Stress
4.2.2 Harmonics Distortion
As can be seen in Figure 4.8, V FSPWM6−3 has the highest weighted harmonics in this
examination. At ma = 0.3 the sharp increase in harmonics for the SPWM and Sawtooth
PWM techniques made V FSPWM6−0 and MPWM the preferred modulation methods. The
harmonics that form the V FSPWM6−3, SPWM and Sawtooth PWM are almost the same
starting from ma = 0.7. Although, the VFSPWM technique is not as good as the SPWM,
Sawtooth PWM and MPWM in the overmodulation region, ma ≥ 1, this region is rarely
manipulated in the industry.
The trade off between V1 and the weighted harmonics is shown in Figure 4.9. Although,
VFSPWM technique has higher harmonics, the WTHD shows that they are better than the
SPWM and Sawtooth PWM when ma ≤ 1. For example, the WTHD at low ma for the
VFSPWM techniques are lower by 25% to 50% of that for the SPWM and Sawtooth PWM
techniques. At ma = 0.7 most of the VFSPWM have the same weighted harmonics and
improvement in the WTHD by %20 to %40. In the overmodulation region, the WTHD for
all the modulation techniques are the close to each other.
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Figure 4.9: Voltage WTHD of the modulation techniques with the same stress
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5.0 REAL MODEL
In section (3.4) we represented the model mathematically and built an ideal PSCPICE
model for the validation. In this section we are examining the performance of the VFSPWM
modulation techniques in the industry by simulate a PSPICE model using real components
instead of ideal components. These real components of the PSPICE model are described
first and then the performance of the model will be evaluated.
5.1 PSPICE MODEL
This model has the same two blocks of the ideal PSPICE model we explained before, VSI
and controller, except that these blocks contain different parts in the real model.
5.1.1 Voltage-Source Inverter
The single phase voltage-source inverter consists of a DC source that feeds through two legs,
leg A and leg B. Leg A is designed to generate the positive part of the inverter. On the
other hand, the negative part is generated from the switching devices in leg B. Each leg has
an upper and lower switching devices. The switching device is composed of one of more
IGBT devices in parallel with one or more feedback diodes. Figure 5.1 shows the inverter
containing the DC source and the two legs including the upper and lower switching devices.
The ”IXGH40N60” model is chosen to be the IGBT devices in the voltage-source inverter
because it has a high switching capability, 300 ns to rise and 800 ns to fall. The datasheet
of the ”IXGH40N60” IGBT is presented in the appendix.
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Figure 5.1: The Real Model Single-phase Voltage-Source Inverter
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5.1.2 Inverter Controller
Each converter requires a controller that generates a set of pulses as a gating signal to turn
the switching devices ON and OFF in a special pattern that forms a desired output.
5.1.2.1 Reference Generators This model contains reference generators to synthesize
two sinusoidal waves. The two sinusoidal waves are 180◦ out of phase. The first one is
dedicated for the positive side which is denoted as leg A. The second wave is for the negative
pulses, leg B. Figure 5.2 shows the two reference generators where the first wave generator
is labeled reference 1. This wave is shifted to −60◦ to simplify the synchronization with
the carrier wave that is described in the next section. The second wave generator is labeled
reference 2 and shifted to 120◦.
Figure 5.2: The Real Model Reference Waves Generator
5.1.2.2 Carrier Generator The carrier generator consists of two parts, carrier waves
source and multiplexer. The carrier waves source provides a high frequency carrier and a
low frequency carrier. Each carrier wave is generated from a sinusoidal source. Then it is
rectified by using an absolute function. This rectified function is then flipped to the negative
side by multiplying the wave by (-1). Finally, this wave is offset to the positive side by adding
a constant value (1). This process can be seen in Figure 5.3. The two input multiplexer
combine these two carriers to form the VFSPWM carrier where these two carriers are the
input waves. This multiplexer consists of two switches. Each switch turns ON for 60◦ and
61
OFF for another 180◦. Two digital clocks ”DSTM” are controllers that generate switching
pulses to operate the switches. The first controller is for high switching frequencies and the
second one is for low switching frequencies. Figure 5.4 shows the multiplexer.
Figure 5.3: The Real Model Carriers Generator
Figure 5.4: The Real Model Carriers Generator
5.1.2.3 Comparator The comparator’s function is to generate a binary signal, ones
and zeros, by comparing the value of the two inputs. The two inputs are the reference wave
and the carrier. In Figure 5.5 the comparator is an operational amplifier ”LM324” where
it generates +15 volt DC when the positive input (reference) is greater than the negative
input (carrier) and -15 Vdc otherwise. A limiter is connected to the OP Amp to set the
boundaries between 0 and 1. The gain of the limiter is high enough (1K) to enforce the
transition between 0 and 1 in a very short time. In this model there are two comparators,
one for leg A and the other one for leg B. The datesheet is included in the appendix.
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Figure 5.5: The Real Model Comparators
5.2 REAL MODEL COMPARISON RESULTS
One of the major difference between the ideal switching devices and the more realistic ones
is that the device does not switches instantly. To turn the switch on the internal capacitance
is required to be fully charged to a threshold voltage. The time it takes to reach this charge
level is known as the turn on delay td(on). Then it takes some time for the voltage level to
keep rising up from the threshold voltage into a full-gate voltage where the switching device
operate in a linear manner. In the turn off process, the stored charges need turn off delay
td(off) to reach the pinch-off region. Then, the internal capacitance starts discharging to
reach the threshold level. This discharge time is known as fall time tf . In this section we are
comparing the ideal model fundamental component and WTHD with the real model. We
are presenting two examples; the first one has the low switching frequency set at mflow = 3
and the high modulation ratio set at mfhigh = 9. For simplification, it is labeled like this
V FSPWM9−3. While the other example has a high switching frequency equal to mfhigh = 15
and the low frequency is mflow = 6, V FSPWM15−6.
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5.2.1 VFSPWM9−3
5.2.1.1 Spectrum Figure 5.6 shows the comparison of the voltage spectrum between the
ideal model and the real model when ma = 1. It can be noticed that the real fundamental
value is slightly less than the ideal because of the delay time it takes to rise. This difference
is not significant. Besides, we can conclude that applying this modulation technique will
mimic the simulation to a good extend. To generalize this conclusion, it would be required
to present the fundamental component versus a range of modulation index ma which can be
seen in Figure 5.7 in error percentage instead of real values to notice the difference. When
the modulation index ma is small, the width of the pulses is small. Having such narrow
pulses will be clearly affected by the delay in the switching. For instance, at ma = 0.1,
the difference between the real and ideal fundamental component is 17 %. Fortunately, this
difference can be neglected when the modulation index ma reaches 0.5 where the percentage
error is less than 5 %.
Figure 5.6: The Real Model Spectrum VFSPWM 9-3
5.2.1.2 WTHD We mentioned before that WTHD is one of the important measurement
tools. Therefore, it is crucial to compare the WTHD between the real and ideal models.
Figure 5.8 shows how the differences between the ideal and real WTHD is decreasing when
the modulation index ma is increasing. The calculated difference can be seen in Figure 5.9. It
can be noticed how the percentage error is decreased to a decent level when the modulation
index ma is closing 0.5.
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Figure 5.7: V1 Error Percentage of The Real Model VFSPWM (9-3)
Figure 5.8: WTHD of The Real Model for VFSPWM (9-3)
Figure 5.9: Percentage Error of The Real Model WTHD, VFSPWM (9-3)
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5.2.2 VFSPWM15−6
The second example is to present the comparison of the VFSPWM with two different fre-
quencies, mfhigh = 15 and mflow = 6. The purpose of this example is to emphasize on the
results of the previous example, mfhigh = 15 and mflow = 6.
5.2.2.1 Spectrum In Figure 5.10, the voltage spectrum up to the 63rd harmonics shows
that the PSCAD model is almost similar to the real PSPICE model. This result is expected
because the pulse in the VFSPWM is wider than the other common modulation techniques
making the delay in the switching small in comparison to the width of the pulses. Since
the difference between the spectrum of the real and ideal model is small, Figure 5.11 shows
the change in the real model by percentage. When ma = 0.1 The error is higher than the
previous example, mfhigh = 9 and mflow = 3. That is due to the fact that the switching
frequency is higher, hence the pulses are narrower and the switching delay has more effects
on the width of the pulses.
Figure 5.10: The Real Model Spectrum VFSPWM 15-6
5.2.2.2 WTHD The WTHD, when the modulation index ma is low, has a noticeable
difference between the real and ideal models. That can be shown in Figure 5.12. Fortunately,
this difference is considered insignificant in the region that is frequently used which is defined
between ma = 0.6 and ma = 1. Figure 5.13 depicts that in this range the percentage error
is ≤ %2. We can conclude that the ideal model is acceptable to evaluate the VFSPWM
technique.
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Figure 5.11: V1 Error Percentage of The Real Model VFSPWM (15-6)
Figure 5.12: The Real Model WTHD for VFSPWM (15-6)
Figure 5.13: Percentage Error of The Real Model WTHD, VFSPWM (15-6)
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6.0 HARMONICS ANALYSIS
Inverters are developed and deployed to fix several issues in the power system such as in-
tegrating renewable energy, increasing efficiently the capacity of the transmission system,
and more. However, inverters and rectifiers are known as harmonic sources. They generate
harmonics to a level that may threaten the quality of the power system and harm some of
the main equipment like transformers. In this section mathematical equations are presented
to calculate the harmonics for the SPWM and VFSPWM. Then, these harmonics are shown
graphically to visualize the comparison between the modulation techniques. The comparison
is divided into two sub-sections, similar pulses test and similar stress test. The difference
between these two tests is explained in details in chapter 4.
6.1 HARMONICS CALCULATION
In this section we are presenting the mathematical equations that are derived previously in
section 3.4.1. The harmonics that are analyzed in this section are 5th, 7th, 11th, 13th and 17th.
These harmonics are expressed mathematically as follows:
The fifth harmonic is calculated as follows:
V5th = b5 sin (1885t) (6.1)
where
b5 =
4Vdc
5pi
[
1 +
m∑
k=1
(−1)k cos(5αk)
]
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The seventh harmonic is calculated as follows:
V7th = b7 sin (2639t) (6.2)
where
b7 =
4Vdc
7pi
[
1 +
m∑
k=1
(−1)k cos(7αk)
]
The eleventh harmonic is calculated as follows:
V11th = b11 sin (4147t) (6.3)
where
b11 =
4Vdc
11pi
[
1 +
m∑
k=1
(−1)k cos(11αk)
]
The fifth harmonic is calculated as follows:
V13th = b13 sin (4901t) (6.4)
where
b13 =
4Vdc
13pi
[
1 +
m∑
k=1
(−1)k cos(13αk)
]
The fifth harmonic is calculated as follows:
V17th = b17 sin (6409t) (6.5)
where
b17 =
4Vdc
17pi
[
1 +
m∑
k=1
(−1)k cos(17αk)
]
where α1 < α2 < α3 < · · · < pi2 . These angels are calculated using the MATLAB code in
section 3.4.1.1 for the SPWM technique and from section 3.4.1.2 for the VFSPWM technique.
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6.2 COMPARISON
The comparison between the different modulation techniques should follow an acceptable
methodology. The challenging this this comparison is that the SPWM, the benchmark tech-
nique, is operating at one switching frequency while the VFSPWM works on two combined
switching frequencies. Therefore, the comparison is divided into two cases. The first one
compares the techniques that have the same number of pulses per cycle, we call it similar
pulses test. The second one compares the modulation techniques that have the share the
same switching stress, noted similar stress test.
6.2.1 Similar Pulses
Since the SPWM technique is the reference, it is preferred to analyze it first and then analyze
the other VFSPWM techniques. The modulation ratio mf that has been chosen arbitrary
is 12. The corresponding VFSPWM techniques to this ratio are: (7-4), (8-2) and (9-0).
6.2.1.1 SPWM Figure 6.1a shows the fundamental component and the harmonics of
the SPWM. While Figure 6.1b shows the harmonics in percentage of the fundamental. The
11th and the 13th harmonics are conserving the highest energy among the other harmonics
because they are the sideband of the modulation ratio, mf = 12. These harmonics start as
high as the fundamental components then increase slowly until the modulation index, ma,
is 0.6 where they reach the maximum value which is 75% of the fundamental component.
When the modulation index ma is greater that 0.6, both the 11
ththe 13th harmonics are
decreasing and the the 7th starts substituting the losing energy in the the two harmonics.
At ma = 0.9, the 5
th harmonic is slightly increasing.
6.2.1.2 VFSPWM7−4 In the VFSPWM techniques, the carrier is composed of two mod-
ulation ratio, Mfhigh and Mflow . The harmonics usually gain high values when there order
is close to the modulation ratio. When the modulation ratios are 7 and 4, it is expected to
observe an increase in the 4th, 7th harmonics and there multiples and there sidebands. In
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(a) SPWM Harmonics (b) SPWM Harmonics (% of the fundamental)
Figure 6.1: SPWM Harmonics Analysis
Figure 6.2a, the energy of the harmonics is shared between several orders instead of one,
the 13th, as in the SPWM. For low modulation index ma, all the harmonics are greater that
15%, Figure 6.2b. Fortunately, in the operating region, ma ≥ 0.6, the highest is the 11th
harmonic having %40 of the fundamental.
6.2.1.3 VFSPWM8−2 This configuration of the modulation ratio mf behaves in the
same manner as in the previous technique in terms of the energy distribution. For instance,
all the harmonics are sharing the energy generated from the inverter when the modulation
index ma is low. Figure 6.3a shows the amount of energy for each harmonic. In Figure 6.3b
it is clear that the harmonics energy is distributed between the 13th and the 17th where both
of them are less than 30% of the fundamental. This is considered as a good result because
it indicates that the size of the filter should be smaller and more economic.
6.2.1.4 VFSPWM9−0 This technique has an advantage over the other VFSPWM tech-
nique that it operates at one modulation ratio mf only, which is 9 in this case. That means
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(a) VFSPWM 7−4 Harmonics (b) VFSPWM 7−4 Harmonics (% of the Fund)
Figure 6.2: VFSPWM 7-4 Harmonics Analysis
(a) VFSPWM 8−2 Harmonics (b) VFSPWM 8−2 Harmonics (% of the Fund)
Figure 6.3: VFSPWM 8-2 Harmonics Analysis
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(a) VFSPWM 9−0 Harmonics (b) VFSPWM 9−0 Harmonics (% of the Fund)
Figure 6.4: VFSPWM 9-0 Harmonics Analysis
the utilization of this technique should generate the harmonics in fewer orders in comparison
to the other VFSPWM techniques. In Figure 6.4a, the 17th harmonic reserve most of the
harmonics energy between ma = 0.1 and ma = 1. Its value is considerably low in comparison
to the SPWM technique. In Figure 6.4b, the maximum value of the 17th harmonic is 20%
of the fundamental that occurs at ma = 0.4. Therefore, this technique should be preferred
because it reduces the harmonics values and shifts the harmonic to a higher order that will
lead to smaller and more economic filters.
Figure 6.5 categorizes the harmonics according to their order and shows the results in
peak values and percentage to the fundamental component. If we focus on the operation
region, 0.6 ≤ ma ≤ 1, it is evident that the highest harmonics occurs at ma = 0.6 for the
SPWM. These harmonics are the 11th and The 13th.
6.2.2 Similar Stress
The VFSPWM switching frequencies that maintain the same stress as in the SPWM with a
modulation ration mf equal to 12 is (6-0), (6,3) and (6-6). In this section we are analyzing
the 5th, 7th, 11th, 13th and 17th harmonics and then comparing them to the SPWM.
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(a) 5th Harmonic (peak value) (b) 5th Harmonic (% of the Fund)
(c) 7th Harmonic (peak value) (d) 7th Harmonic (% of the Fund)
(e) 11th Harmonic (peak value) (f) 11th Harmonic (% of the Fund)
74
(g) 13th Harmonic (peak value) (h) 13th Harmonic (% of the Fund)
(i) 17th Harmonic (peak value) (j) 17th Harmonic (% of the Fund)
Figure 6.5: Harmonics Comparison
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(a) VFSPWM 6−0 Harmonics (b) VFSPWM 6−0 Harmonics (% of the Fund)
Figure 6.6: VFSPWM 6-0 Harmonics Analysis
6.2.2.1 VFSPWM6−0 This modulation technique has a feature that it has one switching
frequency only. In other words, its harmonics will be a function of one modulation ratio,
mf = 6. Therefore, the harmonics that reserve most of the energy, besides the fundamental,
are the 11th and the 13th. The fundamental component of this modulation technique starts
with high amplitude because the inverter conducts in the middle period of each half cycle.
The harmonics amplitude are shown in Figure 6.6a. The maximum summation of these
two harmonics is 40% when the modulation index is about 0.4. In the operation range,
0.6 ≤ ma ≤ 1, the other harmonics are at the lowest values where they are less than 10%,
Figure 6.6b.
6.2.2.2 VFSPWM6−3 The fundamental componenet of the VFSPWM6−3 has a steep
slop but its low modulation ratio is small enough to put some energy in the 5th and 7th
harmonics. It may require larger filters because the order of the harmonics is closer to the
fundamental. Besides, the 11th and 13th harmonics get their energy from the high modulation
ratio, mf = 6, Figure 6.7a. Still, all the harmonics are less than 20% in the operation region.
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(a) VFSPWM 6−3 Harmonics (b) VFSPWM 6−3 Harmonics (% of the Fund)
Figure 6.7: VFSPWM 6-3 Harmonics Analysis
6.2.2.3 Sinusoidal Inverse Pulse Width Modulation It is worth presenting the
modulation technique that the VFSPWM is developed from. It switches at one frequency
like the SPWM technique. Figure 6.8a shows how this technique behaves like the SPWM
except that its fundamental is higher. The 11th and the 13th are gaining the highest energy,
after the fundamental, because of the switching frequency. These two harmonics reserve
very high energy that may demand high filters. They conserve about 80% of the fundamen-
tal during the operation region, specially when ma = 0.6. Figure 6.8b depicts the energy
distribution among the harmonics in percentage of the fundamental.
Figure 6.9 shows the comparison between these modulation techniques and the SPWM.
It can be noticed that the 5th and the 7th harmonics are the lowest for the SPWM and the
highest, total of 33% at ma = 0.6, when using VFSPWM 6−3. On the other hand, 11th
and the 13th harmonics are very high with the SPWM, total of 125% at ma = 0.6. Where
VFSPWM 6−0 and VFSPWM 6−3 are the lowest. the 17th harmonic is considered low using
any of these techniques.
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(a) Sinusoidal Inverse PWM Harmonics
(b) Sinusoidal Inverse PWM Harmonics (% of
the Fund)
Figure 6.8: VFSPWM 6-6 Harmonics Analysis
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(a) 5th Harmonic (peak value) (b) 5
th Harmonic (% of the Fund)
(c) 7th Harmonic (peak value) (d) 7th Harmonic (% of the Fund)
(e) 11th Harmonic (peak value) (f) 11th Harmonic (% of the Fund)
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(g) 13th Harmonic (peak value) (h) 13th Harmonic (% of the Fund)
(i) 17th Harmonic (peak value) (j) 17th Harmonic (% of the Fund)
Figure 6.9: Harmonics Comparison
80
7.0 THREE-PHASE VFSPWM
In the previous chapters, the VFSPWM techniques have been tested and analyzed for one
phase. We are analyzing the performance of this new modulation technique for three-phase.
This chapter starts by presenting the three-phase PSCAD model. Then the components of
the three-phase VFSPWM controller are explained. Then, the fundamental component and
the THD of the three-phase VFSPWM is analyzed and compered to the SPWM technique.
The three-phase VFSPWM waves along with the gating signal are shown in Figure 7.1.
Figure 7.2 shows the output of the three-phase inverter using the VFSPWM technique.
Figure 7.1: Three-Phase VFSPWM Waves and Gating Signals
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Figure 7.2: Three-Phase VFSPWM Inverter Output
7.1 THREE-PHASE INVERTER
The function of the inverter is to convert the power from DC into AC. This process can be
accomplished by using power electronics switches that turn on and off to form a signal that
has a desired RMS value. This signal is basically a chain of square waves that should behave
similar to the sinusoidal wave on the power equipment. The structure of the three-phase
inverter is that it consists of three parallel half-bridge inverters, legs, with one common DC
source. Each leg has an upper switch and lower one. When the upper switch is closed ”ON”
while the lower is ”OFF”, the leg will be conducting and supplying positive voltage. For
simplicity, it is common to refer to the whole leg as positive. On the other hands, when the
lower switch is conduction and the upper one is blocking the leg is supplying negative voltage.
Figure 7.3 shows the three-phase inverter. The DC capacitance connected in parallel with
the DC source is to balance the DC voltage between the upper and lower switches. This is
the inverer structure that can be controlled by most of the modulation controllers such as
SPWM, Sawtooth modualtion, VFSPWM and more.
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Figure 7.3: Three-Phase Inverter
7.2 THREE-PHASE VFSPWM
In order to get a desired AC signal out of the inverter, a controller has to operate the inverter
in a certain pattern. This controller defines the patterns based on two main inputs. The first
one is the reference signal and the second one is the carrier. The Three-phase VFSPWM
controller is similar to the single phase. It consists of three main components: reference
generator, carrier generator and comparators.
7.2.1 Reference generator
This generator is producing two three-phase ideal sinusoidal signals that each should mimic
the grid voltage wave (amplitude, frequency and phase). One signal is dedicated for the
upper switch and shown in Figure 7.4a. The other one for the lower and shifted by 180◦
from the first one, Figure 7.4b. The controller’s job is to have the inverter RMS output equal
to this sinusoidal signal’s RMS value. The amplitude of this sinusoidal signal is scaled from
zero through 1. Figure 7.4 shows the three-phase reference generator.
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(a) Upper References (b) Lower References
Figure 7.4: Three-Phase Reference Generators
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7.2.2 Carrier generator
The carrier generator is the component that provides a signal that replaces the triangular
carrier in the SPWM. The purpose of this carrier is to determine the width of the pulses
the inverter is producing. When the frequency of this carrier is high, the pulses will be
narrow. Hence, the harmonics that the the inverter generates are having a frequency, and
its multiples, of the carrier frequency. That means the filters should be smaller and this is
one of the main features in these PWM techniques.
Figure 7.5 shows the carrier generator. This generator consists of an alternator that
determines the frequency of the a sinusoidal wave. This alternator switches between two
frequencies to keep each one on for 60◦. One of them is high and the other one is low. In
this example the high is 6 times the fundamental frequency, 60 Hz, and the low is 3 times
the fundamental frequency. The sinusoidal signal with the two frequencies is then rectified
to have positive sign only. It is then subtracted by 1 and called ”carrier A” for phase A.
Two more signals are generated like carrier A where they have the same amplitude and
frequencies. The first one is shifted by 120◦ and called ”carrier B” for phase B and the
second one is shifted by 240◦ and called ”carrier C ” for phase C.
Figure 7.5: Three-Phase Carrier Generator
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7.2.3 Comparators
The reference signals and the carrier signals are compared to generate gating signals for the
inverter switches. This process is accomplished by the comparator. For the upper switches,
the comparator generates a pulse when the value of the reference greater than the carrier.
The comparator generates a pulse when the reference is smaller than the carrier for the lower
switches. Figure 7.6 shows the comparotrs of the three phases where each phase has two
comparators, one for the upper leg and the other one for the lower.
Figure 7.6: Three-Phase Comparators
7.3 THREE-PHASE COMPARISON RESULTS
This comparison is divided into two parts: same pulses and same stress. The two parameters
that we are using for the comparison are the fundamental component and the WTHD.
7.3.1 Similar Pulses
Figure 7.7 shows the fundamental component of the SPWM and the VFSPWM configura-
tions, (7-4), (8-2) and (9-0). The three VFSPWM techniques are greater than the SPWM
by an average of 40%. VFSPWM9−0 maintains the highest fundamental component in the
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linear region, 0 ≤ ma ≤ 1. Besides, the WTHD is lower for the three VFSPWM techniques,
Figure 7.8. This indicates that the the filters are smaller and cheaper.
Figure 7.7: Three-Phase Fundamental Component Comparison (Same Pulses)
7.3.2 Similar Stress
The VFSPWM techniques in the similar stress test are more linear than the case of the
similar pulses in the linear region. Figure 7.9 shows the comparison of the fundamental
component. VFSPWM6−0 has the highest V1 while VFSPWM6−3 is almost identical to the
original technology that this technique is developed from, simply we called it VFSPWM6−6.
SPWM has the lowest V1 among them. In terms of WTHD, VFSPWM6−0 has the lowest
distortion. The VFSPWM6−3 is out performing the VFSPWM6−6 in the WTHD by an
average of 32%. Figure 7.10 shows the WTHD comparison.
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Figure 7.8: Three-Phase WTHD Comparison (Same Pulses)
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Figure 7.9: Three-Phase Fundamental Component Comparison (Same Stress)
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Figure 7.10: Three-Phase WTHD Comparison (Same Stress)
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8.0 VFSPWM APPLICATION
In the previous chapters, the analysis of the VFSPWM modulation techniques confirm several
major advancements. These techniques increase the fundamental component, reduce the
switching losses and decrease the harmonics. In this chapter, we are presenting the benefit
of using the VFSPWM technique in Flixible AC Transmission Systems (FACTS) application
and compare it to the the SPWM technique. First, A brief introduction on FACTS system is
presented. Then, STATCOM, one of FACTS controllers, system is discussed in more details.
Finally, a STATCOM model is built as a backbone of the comparison between the VFSPWM
and SPWM technique. In this comparison we are using the unipolar technique, hence we
are presenting the VFSPWM techniques of the same stress test only.
8.1 FACTS TECHNOLOGY BACKGROUND
The architecture of the power system was built to transfer the power from the generation to
the load (distribution system) through the transmission system. This power system is divided
into three categories: Radial systems, inter-connected areas and complex network. The use of
the transmission system must maintain the adequacy and the security of the system. Unfor-
tunately, This transmission system has steady-state limits such as angular stability, thermal
and voltage limits. Besides, the transmission system is constrained by several stability con-
ditions influenced by transient, dynamic voltage or sub-synchronous resonance phenomena.
These issues can be solved by properly manipulating the system parameters. One of the
common methods to control these parameters is by supplying and absorbing reactive power.
For example, when the system under heavy load the voltage may fall below the allowed
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limit. To solve this issue, it is required to supply reactive power to correct the load power
factor. This can be achieved by applying the classical method, mechanically switched shunt
capacitors (MSC), or engaging FACTS devices. FACTS controllers are used to increase the
limits of the existing transmission system and mitigate the risk of the stability issues. It is
preferred to use FACTS system over MSC because it has a rapid controllability of the volt-
age, current, frequency and phase of the power system. The FACTS controller that serve
in this case is either Static Var Compensator (SVC) or Static Synchronous Compensator
(STATCOM). STATCOM is the technology that we are using to evaluate the performance
of the VFSPWM technique. [1, 47–49]
8.2 STATCOM SYSTEM
STATCOM systems consist of a DC source behind a VSC devices that is connected to the grid
through a coupling transformer. Figure 8.1 shows the single line diagram of the STATCOM
system. The reactive power exchange between the converter and the grid is based on the
voltage difference across the coupling transformer that has (X) reactance. In other words,
when the voltage at the converter, Es is greater than the grid voltage, Et, the reactive current
Iq flows from the converter to the grid and the converter is acting as a capacitor and supplies
reactive power. On the other hand, when the voltage at the converter, Es is less than the
grid voltage, Et, the reactive current Iq flows from the grid to the converter to act as an
inductance and absorbs reactive power. These two voltages are in phase. The grid voltage
Et increases when it absorbs reactive power and decreases when supplies reactive power.
The amount of the reactive power exchanged between the converter and the grid can be
calculated using equation (8.1). The exchange in the reactive power is shown in Figure 8.2.
Q =
E2t − EtEs
X
(8.1)
The converter voltage Es is controlled by changing the modulation index, ma for the
inverter. Initially, the value of the ma is chosen to be equal to 0.8, the nominal value. Figure
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Figure 8.1: STATCOM Single-Line Diagram
Figure 8.2: STATCOM Reactive Power Exchange [1]
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8.3 shows the control of the converter voltage by changing ma. The operation region is
0.6 ≤ ma ≤ 1. When ma is equal to 0.8, there is no reactive power exchange between the
converter and the grid because the inverter output voltage Es is equal to the grid voltage Et.
When ma ≤ 0.8 the grid is supply reactive power and when ma ≥ 0.8 the grid is absorbing
reactive power from the converter. [1, 47]
Figure 8.3: STATCOM VSC Output Control
8.3 SYSTEM ANALYSIS
In this section we analyze a network that is simplified to the Thevenin circuit. The PSCAD
model of this system is shown in Figure 8.4. The AC Grid is represented by the short-circuit
capacity (SSC) and system impedance that is described by the X/R ratio. These parameters
can identify the strength of the system. For example, when the X/R ratio is small, the AC
system may be called a ”weak system”. Also, when the SSC is low with respect to the actual
system capacity, the AC system is weak as well.
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Figure 8.4: PSCAD Model of the STATCOM Application
The purpose of this section is to compare the VFSPWM techniques to the SPWM in
the STATCOM application. The major advantage of the VFSPWM is the increase in the
fundamental component of the inverter output voltage. In other words, when using the
VFSPWM technique on the same system that uses the SPWM technique, the increase in the
fundamental component allow using a smaller DC source and the inverter may generate the
same nominal voltage. Table 8.1 shows a comparison between the ratings of the DC source.
The reduction in the sizing of the DC source is ranging from 5 % to 23.4 %. This reduction
introduces a potential savings in the STATCOM projects. The rest of this section presents
the design of the filters for each technique. The AC system has the following specifications:
• Power system network
– Voltage: 400kV
– Short-circuit level: SCC=10000 MVA, X/R=20.
• Transformer
– Voltage levels: 400/3.2 kV
– Rating: 190 MVA
– Impedance: ZT = 0.38 + j11.995%
– Connection: Solidly-grounded Y / Resistance-grounded Y (Rg = 476.3Ω)
95
Table 8.1: STATCOM DC Source Rating Comparison
V DC DC Source Reduced Ractive Power
(kV) (% of SPWM) (MVar)
SPWM 6.53 - 120-120
VFSPWM 12−0 5 23.4 23-17
VFSPWM 12−3 6.2 5 147-135
VFSPWM 12−6 5.6 14.2 71-71
VFSPWM 12−9 5.7 12.7 80-80
8.3.1 SPWM System Analysis
8.3.1.1 System Impedance The calculation of the system should be in per unit, there-
fore base values are the first thing that is calculated. The base values at the low-voltage bus
are calculated as follows:
Sbase = 100MVA
VbaseL = 3.2 kV
IbaseL =
100MVA
(
√
3 ∗ 3.2kV )
= 18.042 kA
ZbaseL =
(3.2kV )2
100MVA
= 0.1024 Ω
The base values at the high-voltage bus
Sbase = 100MVA
VbaseH = 400 kV
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IbaseH =
100MVA
(
√
3 ∗ 400kV )
= 144.33A
ZbaseH =
(400kV )2
100MVA
= 1600 Ω
• 400 kV equivalent system
SCC = 10000MVA
V = 400kV
Zsys =
(400kV )2
10000MVA
6 tan−1(20)
= 16 6 87.14◦Ω
I3φSC =
(400kV )√
3 ∗ 166 87.14◦
= 14.436 − 87.14kA
= 100 6 − 87.14◦ pu
using I1φSC = 0.9I3φSC ,
I1φSC = I3φSC
= 12.996 − 87.14kA
= 90 6 − 87.14◦ pu
Z+ =
1
I3φSC
= 0.016 − 87.14◦ pu
= 0.0005 + j0.00999 pu
Z0 =
3
I1φSC
− 2Z+
= 0.0133336 87.14◦pu
= 0.000666 + j0.013316 pu
Zsys(h) =
0.000666 + j0.013316 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.0005 + j0.00999 ∗ h pu (8.2)
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• Transformer
Rg =
476.3
0.1024
= 46.5137 pu
Z+T = Z
−
T =
Snew
Sold
∗ ZT
=
100
190
(0.0038 + j11.995)
= 0.002 + j0.063132 pu
Z0T = Z
+
T +
3 +Rg
ZbaseL
= (0.002 + j0.063132) + (3 ∗ 46.5137)
= 139.5411 + j0.063132 pu
ZT (h) =
139.5411 + j0.063132 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.002 + j0.063132 ∗ h pu (8.3)
• Filters
This has four-branch filters where
Q10= 16 MVar
Q14= 16 MVar
Q23= 16 MVar
Q25= 16 MVar
Therefore, the total is Qf=64 MVar.
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1. Branch 1: hn = 10
QC10 = Q10
h2n − 1
h2n
= 16(
102 − 1
102
)
= 15.84 MVar
XC10 =
V 2LL
3 ∗QC10
=
3.2kV 2
3 ∗ 15.84MV ar
= 0.2155Ω
C10 =
1
2 ∗ pi ∗ f ∗XC10
=
1
2 ∗ pi ∗ 60 ∗ 0.2155
= 12.31mF
XL10 =
XC10
h2n
=
0.2155
102
= 0.002155Ω
L10 =
XL10
2 ∗ pi ∗ f
=
0.002155
2 ∗ pi ∗ 60
= 5.7162 µH
Xn =
√
XC10 ∗XL10
=
√
0.2155 ∗ 0.002155
= 0.02155Ω
R10 =
Xn
Q
, where Q = 60
=
0.02155
60
= 0.0003592Ω
ZF1 = 0.0003592 + j(h ∗ 0.002155−
0.2155
h
) (8.4)
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2. Branch 2: hn = 14
QC14 = Q14
h2n − 1
h2n
= 16(
142 − 1
142
)
= 15.91837 MVar
XC14 =
V 2LL
3 ∗QC14
=
3.2kV 2
3 ∗ 15.91837MV ar
= 0.214427Ω
C14 =
1
2 ∗ pi ∗ f ∗XC14
=
1
2 ∗ pi ∗ 60 ∗ 0.214427
= 12.37mF
XL14 =
XC14
h2n
=
0.214427
142
= 0.001094Ω
L14 =
XL14
2 ∗ pi ∗ f
=
0.001094
2 ∗ pi ∗ 60
= 2.902 µH
Xn =
√
XC14 ∗XL14
=
√
0.214427 ∗ 0.001094
= 0.015316Ω
R14 =
Xn
Q
, where Q = 60
=
0.015316
60
= 0.0002553Ω
ZF2 = 0.0002553 + j(h ∗ 0.001094−
0.214427
h
) (8.5)
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3. Branch 3: hn = 23
QC23 = Q23
h2n − 1
h2n
= 16(
232 − 1
232
)
= 15.9698 MVar
XC23 =
V 2LL
3 ∗QC23
=
3.2kV 2
3 ∗ 15.9698MV ar
= 0.213737Ω
C23 =
1
2 ∗ pi ∗ f ∗XC23
=
1
2 ∗ pi ∗ 60 ∗ 0.213737
= 12.41mF
XL23 =
XC23
h2n
=
0.213737
232
= 0.000404Ω
L23 =
XL23
2 ∗ pi ∗ f
=
0.000404
2 ∗ pi ∗ 60
= 1.07175 µH
Xn =
√
XC23 ∗XL23
=
√
0.213737 ∗ 0.000404
= 0.00929Ω
R23 =
Xn
Q
, where Q = 60
=
0.00929
60
= 0.00015488Ω
ZF3 = 0.00015488 + j(h ∗ 0.000404−
0.213737
h
) (8.6)
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4. Branch 4: hn = 25
QC25 = Q25
h2n − 1
h2n
= 16(
252 − 1
252
)
= 15.9744 MVar
XC25 =
V 2LL
3 ∗QC25
=
3.2kV 2
3 ∗ 15.9744MV ar
= 0.213675Ω
C25 =
1
2 ∗ pi ∗ f ∗XC25
=
1
2 ∗ pi ∗ 60 ∗ 0.213675
= 12.414mF
XL25 =
XC25
h2n
=
0.213675
252
= 0.000342Ω
L25 =
XL25
2 ∗ pi ∗ f
=
0.000342
2 ∗ pi ∗ 60
= 0.90687 µH
Xn =
√
XC25 ∗XL25
=
√
0.213675 ∗ 0.000342
= 0.008547Ω
R25 =
Xn
Q
, where Q = 60
=
0.008547
60
= 0.00014245Ω
ZF4 = 0.00014245 + j(h ∗ 0.000342−
0.213675
h
) (8.7)
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The filter impedance is calculated as follows:
ZF =
1
ZbaseL
(
1
ZF1
+
1
ZF2
+
1
ZF3
+
1
ZF4
)
Figure 8.5a shows the impedance of the filter. It can be noticed that the filter is acting
like a short circuit when the frequency is: 600 Hz, 840 Hz, 1380 Hz and 1500 Hz. The phase
of the filter is depicted in Figure 8.5b. The phase is alternating between 90◦ and -90◦ at these
resonance frequency. The filters supply the system with reactive power at the line frequency,
capacitive. Figure 8.5c shows the filter resistance versus the reactance. This figure shows
the four points where the filter is almost like a short circuit, very small resistance and zero
reactance.
8.3.1.2 Impedance Scan The impedance when we look from the 3.2 kV bus can be
calculated as follows:
Z3.2(h) = Zsys(h) + ZT (h)
= (0005 + j0.00999 ∗ h) + (0.002 + j0.063135 ∗ h)
= 0.0025 + j0.073155 ∗ h pu (8.8)
Where the impedance of the system when looking for the converter end is as follows:
Zeq(h) =
1
1
ZF (h)
+
1
Z3.2(h)
(8.9)
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(a) Filter Impedance (b) Filter Phase
(c) Filter Impedance Locus
Figure 8.5: Filter Impedance and Impedance Locus using SPWM
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Figure 8.6: System Impedance using SPWM
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8.3.1.3 Harmonic Injection The voltage source harmonics, V3.2(h), is calculated using
the equations in section 3.4.1.1. The filter current is calculated usign equation (8.8) :
IF (h) =
V3.2(h)
ZF (h)
(8.10)
From equation (8.8), the current that flows through the transformer to the system has the
following relationship:
IT (h) = Isys(h) =
V3.2(h)
Z3.2(h)
(8.11)
Finally the voltage at the 400 kV bus can be calculated as follows:
V400(h) = Zsys(h) ∗ Isys(h) (8.12)
The impedance from the 3.2 kV bus, Z3.2, and from the converter, Zeq, are plotted in
Figure 8.6. The system resonance is at 130 Hz with a value equal to 0.566 Ω. The rest of
the resonance are caused by the filter and placed at the harmonic orders they are filtering,
10th, 14th, 23rd, and 25th. Table 8.2 shows the calculated harmonics. These values comply
with IEEE 519 harmonic distortion limits:
Vh ≤ 3% and THDv ≤ 5% for V ≤ 69kV
Vh ≤ 1% and THDv ≤ 1.5% for V ≥ 161kV [50]
The transformer is safe because the K-factor is 1.0615 which less than 4. The equation used
to calculate the K-factor is:
K =
∑
h=1
(
hIh
I1
)2
1 + THD2I
And the derating factor is
D =
1.15
1 + 1.15K
By using the standard transformer, it can not be loaded more than 99.20%.
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Table 8.2: SPWM Harmonic Distortion Results
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8.3.2 VFSPWM12−9 System Analysis
In this section we are calculating the harmonics at several points in the STATCOM system
using the the VFSPWM12−9. The calculation is brief because it follows the same procedure
that presented in section 8.3.1.
8.3.2.1 System Impedance The system impedance is the same. We are presenting the
values here for convenience.
Sbase = 100MVA
VbaseL = 3.2kV
IbaseL = 18.042kA
ZbaseL = 0.1024Ω
The base values at the high-voltage bus
Sbase = 100MVA
VbaseH = 400kV
IbaseH = 144.33A
ZbaseH = 1600Ω
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• 400 kV equivalent system
SCC = 10000MVA
V = 400kV
Zsys = 16 6 87.14◦Ω
I3φSC = 100 6 − 87.14◦ pu
using I1φSC = 0.9I3φSC ,
I1φSC = 90 6 − 87.14◦ pu
Z+ = 0.0005 + j0.00999 pu
Z0 = 0.000666 + j0.013316 pu
Zsys(h) =
0.000666 + j0.013316 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.0005 + j0.00999 ∗ h pu (8.13)
• Transformer
Rg = 46.5137 pu
Z+T = Z
−
T = 0.002 + j0.063132 pu
Z0T = 139.5411 + j0.063132 pu
ZT (h) =
139.5411 + j0.063132 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.002 + j0.063132 ∗ h pu (8.14)
• Filters
This has five-branch filters where Q11=30 MVar, Q13= 25 MVar, Q18= 10, Q24= 20 MVar
and Q30= 10 MVar. Therefore, the total is Qf=95 MVar.
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1. Branch 1: hn = 11
QC11 = 29.752 MVar
XC11 = 0.11473 Ω
C11 = 23.121 mF
XL11 = 0.000948 Ω
L11 = 2.515 µH
Xn = 0.01043 Ω
R11 = 0.00017383 Ω
ZF1 = 0.00017383 + j(h ∗ 0.000948−
0.11473
h
) (8.15)
2. Branch 2: hn = 13
QC13 = 24.85207 MVar
XC13 = 0.137346 Ω
C13 = 19.31315 mF
XL13 = 0.000813 Ω
L13 = 2.1557 µH
Xn = 0.010565 Ω
R13 = 0.000176085 Ω
ZF2 = 0.000176085 + j(h ∗ 0.000813−
0.137346
h
) (8.16)
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3. Branch 3: hn = 18
QC18 = 9.9654 MVar
XC18 = 0.34252 Ω
C18 = 7.744 mF
XL18 = 0.001185 Ω
L18 = 3.1438 µH
Xn = 0.020148 Ω
R18 = 0.0003358 Ω
ZF3 = 0.0003358 + j(h ∗ 0.001185−
0.34252
h
) (8.17)
4. Branch 4: hn = 24
QC24 = 19.96528 MVar
XC24 = 0.170963 Ω
C24 = 15.515505 mF
XL24 = 0.000297 Ω
L24 = 0.787318 µH
Xn = 0.007123 Ω
R24 = 0.000118725 Ω
ZF4 = 0.000118725 + j(h ∗ 0.000297−
0.170963
h
) (8.18)
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5. Branch 5: hn = 30
QC30 = 9.9888 MVar
XC30 = 0.341713 Ω
C30 = 7.7626 mF
XL30 = 0.00038 Ω
L30 = 1.00714 µH
Xn = 0.01139 Ω
R30 = 0.000189891 Ω
ZF5 = 0.000189891 + j(h ∗ 0.00038−
0.341713
h
) (8.19)
The filter impedance is calculated as follows:
ZF =
1
ZbaseL
(
1
ZF1
+
1
ZF2
+
1
ZF3
+
1
ZF4
+
1
ZF5
)
Figure 8.7a shows the impedance of the filter.The filter short circuits the voltagas at 660
Hz, 780 Hz, 1080 Hz, 1440 and 1800 Hz. The phase of the filter is depicted in Figure 8.7b.
The phase is alternating between 90◦ and -90◦ at these resonance frequency. The filters
supply the system with reactive power at the line frequency, capacitive. Figure 8.7c shows
the filter resistance versus the reactance. This figure shows the four points where the filter
is almost like a short circuit, very small resistance and zero reactance.
8.3.2.2 Impedance Scan The impedance when we look from the 3.2 kV bus can be
calculated as follows:
Z3.2(h) = Zsys(h) + ZT (h)
= (0005 + j0.00999 ∗ h) + (0.002 + j0.063135 ∗ h)
= 0.0025 + j0.073155 ∗ h pu (8.20)
Where the impedance of the system when looking for the converter end is as follows:
Zeq(h) =
1
1
ZF (h)
+
1
Z3.2(h)
(8.21)
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(a) Filter Impedance (b) Filter Phase
(c) Filter Impedance Locus
Figure 8.7: Filter Impedance and Impedance Locus using VFSPWM12−9
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Figure 8.8: System Impedance using VFSPWM12−9
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8.3.2.3 Harmonic Injection The voltage source harmonics, V3.2(h), is calculated using
the equations in section 3.4.1.2. The filter current is calculated usign equation (8.20):
IF (h) =
V3.2(h)
ZF (h)
(8.22)
From equation (8.20), the current that flows through the transformer to the system has the
following relationship:
IT (h) = Isys(h) =
V3.2(h)
Z3.2(h)
(8.23)
Finally the voltage at the 400 kV bus can be calculated as follows:
V400(h) = Zsys(h) ∗ Isys(h) (8.24)
The impedance from the 3.2 kV bus, Z3.2, and from the converter, Zeq, are plotted in
Figure 8.8. The system resonance is at 130 Hz with a value equal to 0.566 Ω. The rest of the
resonance are caused by the filter and placed at the harmonic orders they are filtering, 11th,
13th, 18th, 24th and 30th. Table 8.3 shows the calculated harmonics. These values comply
with IEEE 519 harmonic distortion limits:
Vh ≤ 3% and THDv ≤ 5% for V ≤ 69kV
Vh ≤ 1% and THDv ≤ 1.5% for V ≥ 161kV [50]
The transformer is safe because the K-factor is 1.458 which less than 4. The equation used
to calculate the K-factor is:
K =
∑
h=1
(
hIh
I1
)2
1 + THD2I
And the derating factor is
D =
1.15
1 + 1.15K
By using the standard transformer, it can not be loaded more than 94.38%.
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Table 8.3: VFSPWM(12−9) Harmonic Distortion Results
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8.3.3 VFSPWM12−6 System Analysis
In this section we are calculating the harmonics at several points in the STATCOM system
using the the VFSPWM12−6. The calculation is brief because it follows the same procedure
that presented in section 8.3.1.
8.3.3.1 System Impedance The system impedance is the same. We are presenting the
values here for convenience.
Sbase = 100MVA
VbaseL = 3.2kV
IbaseL = 18.042kA
ZbaseL = 0.1024Ω
The base values at the high-voltage bus
Sbase = 100MVA
VbaseH = 400kV
IbaseH = 144.33A
ZbaseH = 1600Ω
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• 400 kV equivalent system
SCC = 10000MVA
V = 400kV
Zsys = 16 6 87.14◦Ω
I3φSC = 100 6 − 87.14◦ pu
using I1φSC = 0.9I3φSC ,
I1φSC = 90 6 − 87.14◦ pu
Z+ = 0.0005 + j0.00999 pu
Z0 = 0.000666 + j0.013316 pu
Zsys(h) =
0.000666 + j0.013316 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.0005 + j0.00999 ∗ h pu (8.25)
• Transformer
Rg = 46.5137 pu
Z+T = Z
−
T = 0.002 + j0.063132 pu
Z0T = 139.5411 + j0.063132 pu
ZT (h) =
139.5411 + j0.063132 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.002 + j0.063132 ∗ h pu (8.26)
• Filters
This has three-branch filters where Q10=30 MVar, Q14= 25 MVar, Q21= 20. Therefore, the
total is Qf=75 MVar.
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1. Branch 1: hn = 10
QC10 = 29.7 MVar
XC10 = 0.115 Ω
C10 = 23.05 mF
XL10 = 0.001149 Ω
L10 = 3.048 µH
Xn = 0.01149 Ω
R10 = 0.0001915 Ω
ZF1 = 0.0001915 + j(h ∗ 0.001149−
0.115
h
) (8.27)
2. Branch 2: hn = 14
QC14 = 24.87 MVar
XC14 = 0.1372 Ω
C14 = 19.33 mF
XL14 = 0.0007 Ω
L14 = 1.857 µH
Xn = 0.0098 Ω
R14 = 0.0001634 Ω
ZF2 = 0.0001634 + j(h ∗ 0.0007−
0.1372
h
) (8.28)
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3. Branch 3: hn = 21 (second-order damped filter)
QC21 = 19.95 MVar
XC21 = 0.17105 Ω
C21 = 15.51 mF
XL21 = 0.00038788 Ω
L21 = 1.0289 µH
Xn = 0.008145 Ω
R21 = Q ∗Xn, where Q=5
= 5 ∗ 0.008145
= 0.04073 Ω
ZF3 =
jR21hXL21
R21 + jhXL21
− jXC21
h
=
R21(hXL21)
2
R221 + (hXL21)
2
+ j
(
R221hXL21
R221 + (hXL21)
2
− XC21
h
)
=
6.128 ∗ 10−9h2
0.001659 + 1.5 ∗ 10−7h2 + j
(
6.4347 ∗ 10−6
0.001659 + 1.5 ∗ 10−7h2 −
0.17105
h
)
(8.29)
The filter impedance is calculated as follows:
ZF =
1
ZbaseL
(
1
ZF1
+
1
ZF2
+
1
ZF3
)
Figure 8.9a shows the impedance of the filter.The filter short circuits the voltages at 600
Hz, 840 Hz, and ate 1260 Hz and higher. The phase of the filter is depicted in Figure 8.9b.
The phase is alternating between 90◦ and -90◦ at these resonance frequency. The filters
supply the system with reactive power at the line frequency, capacitive. Figure 8.9c shows
the filter resistance versus the reactance. This figure shows the four points where the filter
is almost like a short circuit, very small resistance and zero reactance.
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(a) Filter Impedance (b) Filter Phase
(c) Filter Impedance Locus
Figure 8.9: Filter Impedance and Impedance Locus using VFSPWM12−6
121
8.3.3.2 Impedance Scan The impedance when we look from the 3.2 kV bus can be
calculated as follows:
Z3.2(h) = Zsys(h) + ZT (h)
= (0005 + j0.00999 ∗ h) + (0.002 + j0.063135 ∗ h)
= 0.0025 + j0.073155 ∗ h pu (8.30)
Where the impedance of the system when looking for the converter end is as follows:
Zeq(h) =
1
1
ZF (h)
+
1
Z3.2(h)
(8.31)
Figure 8.10: System Impedance using VFSPWM12−6
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8.3.3.3 Harmonic Injection The voltage source harmonics, V3.2(h), is calculated using
the equations in section 3.4.1.2. The filter current is calculated using equation (8.30):
IF (h) =
V3.2(h)
ZF (h)
(8.32)
From equation (8.30), the current that flows through the transformer to the system has the
following relationship:
IT (h) = Isys(h) =
V3.2(h)
Z3.2(h)
(8.33)
Finally the voltage at the 400 kV bus can be calculated as follows:
V400(h) = Zsys(h) ∗ Isys(h) (8.34)
The impedance from the 3.2 kV bus, Z3.2, and from the converter, Zeq, are plotted in
Figure 8.10. The system resonance is at 130 Hz with a value equal to 0.566 Ω. The rest of
the resonance are caused by the filter and placed at the harmonic orders they are filtering,
10th, 14th, 21th. Table 8.4 shows the calculated harmonics. These values comply with IEEE
519 harmonic distortion limits:
Vh ≤ 3% and THDv ≤ 5% for V ≤ 69kV
Vh ≤ 1% and THDv ≤ 1.5% for V ≥ 161kV [50]
The transformer is safe because the K-factor is 1.5277 which less than 4. The equation used
to calculate the K-factor is:
K =
∑
h=1
(
hIh
I1
)2
1 + THD2I
And the derating factor is
D =
1.15
1 + 1.15K
By using the standard transformer, it can not be loaded more than 93.56%.
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Table 8.4: VFSPWM(12−6) Harmonic Distortion Results
124
8.3.4 VFSPWM12−3 System Analysis
In this section we are calculating the harmonics at several points in the STATCOM system
using the the VFSPWM12−3. The calculation is brief because it follows the same procedure
that presented in section 8.3.1.
8.3.4.1 System Impedance The system impedance is the same. We are presenting the
values here for convenience.
Sbase = 100MVA
VbaseL = 3.2kV
IbaseL = 18.042kA
ZbaseL = 0.1024Ω
The base values at the high-voltage bus
Sbase = 100MVA
VbaseH = 400kV
IbaseH = 144.33A
ZbaseH = 1600Ω
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• 400 kV equivalent system
SCC = 10000MVA
V = 400kV
Zsys = 16 6 87.14◦Ω
I3φSC = 100 6 − 87.14◦ pu
using I1φSC = 0.9I3φSC ,
I1φSC = 90 6 − 87.14◦ pu
Z+ = 0.0005 + j0.00999 pu
Z0 = 0.000666 + j0.013316 pu
Zsys(h) =
0.000666 + j0.013316 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.0005 + j0.00999 ∗ h pu (8.35)
• Transformer
Rg = 46.5137 pu
Z+T = Z
−
T = 0.002 + j0.063132 pu
Z0T = 139.5411 + j0.063132 pu
ZT (h) =
139.5411 + j0.063132 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.002 + j0.063132 ∗ h pu (8.36)
• Filters
This has seven-branch filters where Q5= Q7= Q11= 15 MVar, Q13=20 MVar,and Q17= Q23=
Q25= 10 MVar. Therefore, the total is Qf=95 MVar.
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1. Branch 1: hn = 5
QC5 = 14.4 MVar
XC5 = 0.237037037 Ω
C5 = 11.190591 mF
XL5 = 0.009481481 Ω
L5 = 25.1504 µH
Xn = 0.047407407 Ω
R5 = 0.000790123 Ω
ZF1 = 0.000790123 + j(h ∗ 0.009481481−
0.237037037
h
) (8.37)
2. Branch 2: hn = 7
QC7 = 14.69387755 MVar
XC7 = 0.232296296 Ω
C7 = 11.418971 mF
XL7 = 0.004740741 Ω
L7 = 12.5752 µH
Xn = 0.033185185 Ω
R7 = 0.000553086 Ω
ZF2 = 0.000553086 + j(h ∗ 0.004740741−
0.232296296
h
) (8.38)
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3. Branch 3: hn = 11 (second-order damped filter)
QC11 = 14.87603306 MVar
XC11 = 0.229451852 Ω
C11 = 11.560528 mF
XL11 = 0.001896296 Ω
L11 = 5.03009 µH
Xn = 0.020859259 Ω
R11 = 0.000347654 Ω
ZF3 = 0.000347654 + j(h ∗ 0.001896296−
0.229451852
h
) (8.39)
4. Branch 4: hn = 13
QC13 = 19.8816568 MVar
XC13 = 0.17168254 Ω
C13 = 15.450521 mF
XL13 = 0.001015873 Ω
L13 = 2.69469 µH
Xn = 0.013206349 Ω
R13 = 0.000220106 Ω
ZF4 = 0.000220106 + j(h ∗ 0.001015873−
0.17168254
h
) (8.40)
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5. Branch 5: hn = 17
QC17 = 9.965397924 MVar
XC17 = 0.342518519 Ω
C17 = 7.74435 mF
XL17 = 0.001185185 Ω
L17 = 3.1438 µH
Xn = 0.020148148 Ω
R17 = 0.000335802 Ω
ZF5 = 0.000335802 + j(h ∗ 0.001185185−
0.342518519
h
) (8.41)
6. Branch 6: hn = 23
QC23 = 9.981096408 MVar
XC23 = 0.341979798 Ω
C23 = 7.756554 mF
XL23 = 0.000646465 Ω
L23 = 1.7148E µH
Xn = 0.014868687 Ω
R23 = 0.000247811 Ω
ZF6 = 0.000247811 + j(h ∗ 0.000646465−
0.341979798
h
) (8.42)
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7. Branch 7: hn = 25
QC25 = 9.984 MVar
XC25 = 0.341880342 Ω
C25 = 7.75881 mF
XL25 = 0.000547009 Ω
L25 = 1.45099 µH
Xn = 0.01367521 Ω
R25 = 0.00022792 Ω
ZF7 = 0.00022792 + j(h ∗ 0.000547009−
0.341880342
h
) (8.43)
The filter impedance is calculated as follows:
ZF =
1
ZbaseL
(
1
ZF1
+
1
ZF2
+
1
ZF3
+
1
ZF4
+
1
ZF5
+
1
ZF6
+
1
ZF7
)
Figure 8.11a shows the impedance of the filter.The filter short circuits the voltages at 300
Hz, 420 Hz, 660 Hz, 780 Hz, 1020 Hz, 1380 Hz and 1500 Hz. The phase of the filter is depicted
in Figure 8.11b. The phase is alternating between 90◦ and -90◦ at these resonance frequency.
The filters supply the system with reactive power at the line frequency, capacitive. Figure
8.11c shows the filter resistance versus the reactance. This figure shows the four points where
the filter is almost like a short circuit, very small resistance and zero reactance.
8.3.4.2 Impedance Scan The impedance when we look from the 3.2 kV bus can be
calculated as follows:
Z3.2(h) = Zsys(h) + ZT (h)
= (0005 + j0.00999 ∗ h) + (0.002 + j0.063135 ∗ h)
= 0.0025 + j0.073155 ∗ h pu (8.44)
Where the impedance of the system when looking for the converter end is as follows:
Zeq(h) =
1
1
ZF (h)
+
1
Z3.2(h)
(8.45)
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(a) Filter Impedance (b) Filter Phase
(c) Filter Impedance Locus
Figure 8.11: Filter Impedance and Impedance Locus using VFSPWM12−3
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Figure 8.12: System Impedance using VFSPWM12−3
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8.3.4.3 Harmonic Injection The voltage source harmonics, V3.2(h), is calculated using
the equations in section 3.4.1.2. The filter current is calculated usign equation (8.44):
IF (h) =
V3.2(h)
ZF (h)
(8.46)
From equation (8.44), the current that flows through the transformer to the system has the
following relationship:
IT (h) = Isys(h) =
V3.2(h)
Z3.2(h)
(8.47)
Finally the voltage at the 400 kV bus can be calculated as follows:
V400(h) = Zsys(h) ∗ Isys(h) (8.48)
The impedance from the 3.2 kV bus, Z3.2, and from the converter, Zeq, are plotted in
Figure 8.12. The system resonance is at 130 Hz with a value equal to 0.566 Ω. The rest of
the resonance are caused by the filter and placed at the harmonic orders they are filtering,
5th, 7th, 11th, 13th, 17th, 23th and , 25th. Table 8.5 shows the calculated harmonics. These
values comply with IEEE 519 harmonic distortion limits:
Vh ≤ 3% and THDv ≤ 5% for V ≤ 69kV
Vh ≤ 1% and THDv ≤ 1.5% for V ≥ 161kV [50]
The transformer is safe because the K-factor is 1.5277 which less than 4. The equation used
to calculate the K-factor is:
K =
∑
h=1
(
hIh
I1
)2
1 + THD2I
And the derating factor is
D =
1.15
1 + 1.15K
By using the standard transformer, it can not be loaded more than 93.56%.
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Table 8.5: VFSPWM(12−3) Harmonic Distortion Results
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8.3.5 VFSPWM12−0 System Analysis
In this section we are calculating the harmonics at several points in the STATCOM system
using the the VFSPWM12−0. The calculation is brief because it follows the same procedure
that presented in section 8.3.1.
8.3.5.1 System Impedance The system impedance is the same. We are presenting the
values here for convenience.
Sbase = 100MVA
VbaseL = 3.2kV
IbaseL = 18.042kA
ZbaseL = 0.1024Ω
The base values at the high-voltage bus
Sbase = 100MVA
VbaseH = 400kV
IbaseH = 144.33A
ZbaseH = 1600Ω
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• 400 kV equivalent system
SCC = 10000MVA
V = 400kV
Zsys = 16 6 87.14◦Ω
I3φSC = 100 6 − 87.14◦ pu
using I1φSC = 0.9I3φSC ,
I1φSC = 90 6 − 87.14◦ pu
Z+ = 0.0005 + j0.00999 pu
Z0 = 0.000666 + j0.013316 pu
Zsys(h) =
0.000666 + j0.013316 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.0005 + j0.00999 ∗ h pu (8.49)
• Transformer
Rg = 46.5137 pu
Z+T = Z
−
T = 0.002 + j0.063132 pu
Z0T = 139.5411 + j0.063132 pu
ZT (h) =
139.5411 + j0.063132 ∗ h pu, h = 3n = 3, 6, 9, 12, . . .0.002 + j0.063132 ∗ h pu (8.50)
• Filters
This has seven-branch filters where Q10= Q14=20 MVar and Q23= Q25=15 MVar. Therefore,
the total is Qf=70 MVar.
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1. Branch 1: hn = 10
QC10 = 19.8 MVar
XC10 = 0.172390572 Ω
C10 = 15.387063 mF
XL10 = 0.001723906 Ω
L10 = 4.57281 µH
Xn = 0.017239057 Ω
R10 = 0.000287318 Ω
ZF1 = 0.000287318 + j(h ∗ 0.001723906−
0.172390572
h
) (8.51)
2. Branch 2: hn = 14
QC14 = 19.89795918 MVar
XC14 = 0.17154188 Ω
C14 = 15.46319 mF
XL14 = 0.000875214 Ω
L14 = 2.32158 µH
Xn = 0.012252991 Ω
R14 = 0.000204217 Ω
ZF2 = 0.000204217 + j(h ∗ 0.000875214−
0.17154188
h
) (8.52)
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3. Branch 3: hn = 23 (second-order damped filter)
QC23 = 14.97164461 MVar
XC23 = 0.227986532 Ω
C23 = 11.63483 mF
XL23 = 0.000430976 Ω
L23 = 1.1432 µH
Xn = 0.009912458 Ω
R23 = 0.000165208 Ω
ZF3 = 0.000165208 + j(h ∗ 0.000430976−
0.227986532
h
) (8.53)
4. Branch 4: hn = 25
QC25 = 14.976 MVar
XC25 = 0.227920228 Ω
C25 = 11.638215 mF
XL25 = 0.000364672 Ω
L25 = 0.967324 µH
Xn = 0.009116809 Ω
R25 = 0.000151947 Ω
ZF4 = 0.000151947 + j(h ∗ 0.000364672−
0.227920228
h
) (8.54)
The filter impedance is calculated as follows:
ZF =
1
ZbaseL
(
1
ZF1
+
1
ZF2
+
1
ZF3
+
1
ZF4
)
Figure 8.13a shows the impedance of the filter.The filter short circuits the voltages at 600
Hz, 840 Hz, 1380 Hz and 1500 Hz. The phase of the filter is depicted in Figure 8.13b. The
phase is alternating between 90◦ and -90◦ at these resonance frequency. The filters supply
the system with reactive power at the line frequency, capacitive. Figure 8.13c shows the
filter resistance versus the reactance. This figure shows the four points where the filter is
almost like a short circuit, very small resistance and zero reactance.
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(a) Filter Impedance (b) Filter Phase
(c) Filter Impedance Locus
Figure 8.13: Filter Impedance and Impedance Locus using VFSPWM12−0
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8.3.5.2 Impedance Scan The impedance when we look from the 3.2 kV bus can be
calculated as follows:
Z3.2(h) = Zsys(h) + ZT (h)
= (0005 + j0.00999 ∗ h) + (0.002 + j0.063135 ∗ h)
= 0.0025 + j0.073155 ∗ h pu (8.55)
Where the impedance of the system when looking for the converter end is as follows:
Zeq(h) =
1
1
ZF (h)
+
1
Z3.2(h)
(8.56)
Figure 8.14: System Impedance using VFSPWM12−0
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8.3.5.3 Harmonic Injection The voltage source harmonics, V3.2(h), is calculated using
the equations in section 3.4.1.2. The filter current is calculated usign equation (8.55):
IF (h) =
V3.2(h)
ZF (h)
(8.57)
From equation (8.55), the current that flows through the transformer to the system has the
following relationship:
IT (h) = Isys(h) =
V3.2(h)
Z3.2(h)
(8.58)
Finally the voltage at the 400 kV bus can be calculated as follows:
V400(h) = Zsys(h) ∗ Isys(h) (8.59)
The impedance from the 3.2 kV bus, Z3.2, and from the converter, Zeq, are plotted in
Figure 8.14. The system resonance is at 130 Hz with a value equal to 0.566 Ω. The rest of
the resonance are caused by the filter and placed at the harmonic orders they are filtering,
10th, 14th, 23th and 25th. Table 8.6 shows the calculated harmonics. These values comply
with IEEE 519 harmonic distortion limits:
Vh ≤ 3% and THDv ≤ 5% for V ≤ 69kV
Vh ≤ 1% and THDv ≤ 1.5% for V ≥ 161kV [50]
The transformer is safe because the K-factor is 2.25 which less than 4. The equation used
to calculate the K-factor is:
K =
∑
h=1
(
hIh
I1
)2
1 + THD2I
And the derating factor is
D =
1.15
1 + 1.15K
By using the standard transformer, it can not be loaded more than 85.96%.
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Table 8.6: VFSPWM(12−0) Harmonic Distortion Results
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9.0 CONCLUSION AND FUTURE RESEARCH
9.1 CONCLUSION
The purpose of this research is to improve the efficiency of power electronics conversion
systems. Power system equipment today is capable of operating at higher power ratings.
Unfortunately, poor power conversion resulting in lower efficiency is one of the obstacles that
prevents full utilization of existing infrastructure. Researchers realized that improvements in
the power electronics technology efficiency can be accomplish in two ways. Several researchers
preferred to modernize power electronics circuitry. These modifications raised the efficiency
to an acceptable level. However, this solution may be economically unattractive. Other
researchers provided new modulation controllers that lower the losses of the power electronic
conversion. It is the latter approach that has been emphasized throughout this body of work.
This dissertation shows a novel carrier based pulse width modulation (PWM) technique
called the Variable Frequency Inverse Sinusoidal Pulse Width Modulation, VFSPWM, that
combines several concepts to improve power converter performance.
A single- and three-phase PSCAD model has been built to simulate the VFSPWM op-
eration. The carrier signal switches at two different frequencies. Each half-cycle is divided,
evenly,into three regions. The carrier in the first and last regions switches at high frequency,
while it switches at low frequency in the second area. The carrier has a shape of an inverse
sinusoidal wave. This structure widens the pulses of the controller, hence, allow the switches
to conduct longer. When the pulses are wider, the total area of the pulses is greater resulting
in higher fundamental component.
A mathematical model has be represented to validate the PSCAD model. The funda-
mental component and the total harmonic distortions (THD) are calculated to validate the
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PSCAD model. To increase confidence in the validation, a PSPICE model has been built to
compare the converter fundamental component and THD to the PSCAD model. The results
of the two validation methods guaranteed the reliability of the PSCAD model.
The PSCAD model is based upon deal operation of the converter switching devices.
The output of the converter would be more realistic if the model added several switching
characteristics such as switching rise/fall time and switching delay. Therefore, a PSPICE
model that replaced ideal switching devices with switches that perform similarly to the real
physical components was built. Also, the ideal comparators of the controllers were replaced
by real operational amplifiers models. The comparison between the ideal and ”real” model
has showed that the converters in the ideal model performs similarly to the real model when
the modulation index is greater than 0.4.
9.2 CONTRIBUTION
The analysis of the single- and three-phase versions of the VFSPWM techniques has been
presented. Sinusoidal Pulse Width Modulation (SPWM) is the benchmark in this disser-
tation due to its widely used applications in power electronics circuits. Since VFSPWM
operates at two combined switching frequencies, the performance comparison to the SPWM
is presented in two methods. The first method is when the VFSPWM and the SPWM have
the same number of pulses per cycle. In this dissertation, this method is denoted similar
pulses test. The second method is to compare the VFSPWM technique to the SPWM while
the switching devices are under the same switching stress. Therefore, this method is called
similar stress test in the dissertation work.
VFSPWM shows a significant increase in the converter fundamental voltage and current
in comparison to the SPWM technique. This increase in the fundamental component means
better utilization of the DC source.
During the switching of the power electronics devices in the converter, the voltage across
the switching devices and the current that flows through the device are not simultaneously
zero. The multiplication of these two quantities is considered a loss, known as switching
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power loss. VFSPWM reduces the total switching power loss because the number of pulses
per half-cycle is reduced in comparison to the SPWM.
Improvement in the THD is observed as well. The analysis of the low-order harmonics
(5th, 7th, 11th, 13th and 17th) has been conducted. When the switching rate is high, the
harmonic components are shifted to high orders. The switching frequencies in the VFSPWM
technique are greater than or equal to the SPWM switching frequencies. Therefore, the filters
are more economic for the VFSPWM.
The performance of the VFSPWM technique was examined for a STATCOM applica-
tion. The increase in the fundamental component results in substituting a DC source in the
STATCOM application with a smaller and more affordable one. For example, the STAT-
COM application showed that the DC source using the VFSPWM technique is reduced by
upto one-forth of that applying SPWM.
9.3 LIMITATIONS
The analysis of the VFSPWM technique neglected the protection circuits, known as snubber
circuits. These circuits protect the converter switching devices from the overvoltage phe-
nomena caused by voltage transient, and current spikes. It was better to analyze the model
with omitted snubber circuits to reduce the sophistication of the evaluations. In addition,
this approach helped to present clear, theoretical results and eliminate external unwanted
factors.
The DC source applied in the analysis is assumed to be ideal. Usually the sources contain
small ripple on top of the nominal DC value and have series impedances.
9.4 FUTURE RESEARCH
The VFSPWM technique can be used to other converter topologies. For example, it can be
applied on multi-level converters such as the neutral-clamping point (NPC) technology. In
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the industrial applications, most of the converters are multi-level resulting in an output with
less harmonic content and sometimes require no filters.
Each SPWM switching frequency has several corresponding switching frequencies in the
VFSPWM technique. Finding the VFSPWM optimal switching frequency is a great poten-
tial research area. For instance, linear programming technique can be applied to calculate
the optimal switching combination based on several variables such as switching losses, fun-
damental component, WTHD, and more.
A STATCOM controller is the application used to evaluate the VFSPWM performance
algorithm in this dissertation work. It is recommended to analyze network stability under
dynamic contingencies. In addition, it is of great benefit to examine the VFSPWM technique
when applied to different transmission and distribution systems. For example, High-Voltage
AC (HVDC) technology is a viable application that can be used to evaluate the quality of
the transmitted power. Also, discharge time of different industrial butteries can be studied
when applying the VFSPWM technique.
The comparison in this dissertation work is based on main measurements, i.e., fundamen-
tal component and WTHD. It is recommended to analyze the VFSPWM techniques using
different factors such as power factor, distortion factor or lowest order harmonic factor.
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APPENDIX
DATASHEETS
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TO-247 AD (IXGH)
VCES IC25 VCE(sat)
Low VCE(sat) IGBT IXGH/IXGM 40 N60 600 V 75 A 2.5 V
High speed IGBT IXGH/IXGM 40 N60A 600 V 75 A 3.0 V
G
C E
Symbol Test Conditions Maximum Ratings
VCES TJ = 25°C to 150°C 600 V
VCGR TJ = 25°C to 150°C; RGE = 1 MΩ 600 V
VGES Continuous ±20 V
VGEM Transient ±30 V
IC25 TC = 25°C, limited by leads 75 A
IC90 TC = 90°C 40 A
ICM TC = 25°C, 1 ms 150 A
SSOA VGE= 15 V, TVJ = 125°C, RG = 22 Ω  ICM = 80 A(RBSOA) Clamped inductive load, L = 30 µH @ 0.8 VCES
PC TC = 25°C 250 W
TJ -55 ... +150 °C
TJM 150 °C
T
stg -55 ... +150 °C
Md Mounting torque (M3) 1.13/10 Nm/lb.in.
Weight  TO-204 = 18 g, TO-247 = 6 g
Maximum lead temperature for soldering 300 °C
1.6 mm (0.062 in.) from case for 10 s
Symbol Test Conditions Characteristic Values
(TJ = 25°C, unless otherwise specified)
min. typ. max.
BVCES IC = 250 µA, VGE = 0 V 600 V
VGE(th) IC = 250 µA, VCE = VGE 2.5 5 V
ICES VCE = 0.8 • VCES TJ = 25°C 200 µA
VGE = 0 V TJ = 125°C 1 mA
IGES VCE = 0 V, VGE = ±20 V ±100 nA
VCE(sat) IC = IC90, VGE = 15 V 40N60 2.5 V
40N60A 3.0 V
TO-204 AE (IXGM)
C
G = Gate, C = Collector,
E = Emitter, TAB = Collector
Features
l International standard packages
l 2nd generation HDMOSTM process
l Low VCE(sat)
- for low on-state conduction losses
l High current handling capability
l MOS Gate turn-on
- drive simplicity
l Voltage rating guaranteed at high
temperature (125°C)
Applications
l AC motor speed control
l DC servo and robot drives
l DC choppers
l Uninterruptible power supplies (UPS)
l Switch-mode and resonant-mode
power supplies
Advantages
l Easy to mount with 1 screw (TO-247)
(isolated mounting screw hole)
l High power density
91513E  (3/96)
IXYS MOSFETS and IGBTs are covered by one or more of the following U.S. patents: 4,835,592 4,881,106 5,017,508 5,049,961 5,187,117 5,486,715
4,850,072 4,931,844 5,034,796 5,063,307 5,237,481 5,381,025
IXYS reserves the right to change limits, test conditions,  and  dimensions.
IXGH 40N60 IXGM 40N60
IXGH 40N60A IXGM 40N60A
 TO-247 AD Outline
Symbol Test Conditions Characteristic Values
(TJ = 25°C, unless otherwise specified)
min. typ. max.
gfs IC = IC90; VCE = 10 V, 25 35 S
Pulse test, t ≤ 300 µs, duty cycle ≤ 2 %
Cies 4500 pF
C
oes
VCE = 25 V, VGE = 0 V, f = 1 MHz 300 pF
C
res
60 pF
Qg 200 250 nC
Qge IC = IC90, VGE = 15 V, VCE = 0.5 VCES 45 80 nC
Qgc 88 120 nC
td(on) 100 ns
t
ri 200 ns
td(off) 600 ns
tfi 40N60A 200 ns
E
off 40N60A 3 mJ
td(on) 100 ns
t
ri 200 ns
E
on
4 mJ
td(off) 600 1000 ns
tfi 40N60 600 2000 ns
40N60A 300 800 ns
E
off 40N60 12 mJ
40N60A 6 mJ
RthJC 0.5 K/W
RthCK 0.25 K/W
Inductive load, TJ = 25°C
IC = IC90, VGE = 15 V, L = 100 µH
VCE = 0.8 VCES, RG = Roff = 22 Ω
Switching times may increase
for VCE (Clamp) > 0.8 • VCES,
higher TJ or increased RG
 TO-204AE Outline
1 = Gate
2 = Collector
3 = Emitter
Tab = Collector
1 = Gate
2 = Emitter
Case = Collector
Inductive load, TJ = 125°C
IC = IC90, VGE = 15 V,
L = 100 µH
VCE = 0.8 VCES,
RG = Roff = 22 Ω
Remarks: Switching times
may increase for VCE(Clamp) > 0.8 • VCES, higher
TJ or increased RG
© 1996 IXYS All rights reserved
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Fig. 3  Collector-Emitter Voltage Fig. 4  Temperature Dependence
 vs. Gate-Emitter Voltage   of Output Saturation Voltage
Fig. 5  Input Admittance Fig. 6  Temperature Dependence of
     Breakdown and Threshold Voltage
Fig. 1 Saturation Characteristics Fig. 2  Output Characterstics
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IXYS MOSFETS and IGBTs are covered by one or more of the following U.S. patents: 4,835,592 4,881,106 5,017,508 5,049,961 5,187,117 5,486,715
4,850,072 4,931,844 5,034,796 5,063,307 5,237,481 5,381,025
IXYS reserves the right to change limits, test conditions,  and  dimensions.
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Fig.10  Transient Thermal Impedance
Fig.9 Capacitance Curves
Fig.7 Gate Charge Fig.8 Turn-Off Safe Operating Area
 
.WIDE GAIN BANDWIDTH : 1.3MHz
. INPUT COMMON-MODE VOLTAGE RANGE
INCLUDES GROUND
. LARGE VOLTAGE GAIN : 100dB
.VERY LOW SUPPLY CURRENT/AMPLI : 375µA
. LOW INPUT BIAS CURRENT : 20nA
. LOW INPUT OFFSET VOLTAGE : 5mV max.
(for more accurate applications, use the equivalent parts
LM124A-LM224A-LM324A which feature 3mV max)
. LOW INPUT OFFSET CURRENT : 2nA
.WIDE POWER SUPPLY RANGE :
SINGLE SUPPLY : +3V TO +30V
DUAL SUPPLIES : ±1.5V TO ±15V
DESCRIPTION
These circuits consist of four independent, high
gain, internally frequencycompensatedoperational
amplifiers . They operate froma singlepowersupply
over a wide range of voltages. Operation from split
power supplies is also possible and the low power
supply current drain is independent of the magni-
tude of the power supply voltage.
Inve rting Input 2
Non-inve rting Input 2
Non-inve rting Input 1
CCV -CCV
1
2
3
4
8
5
6
7
9
10
11
12
13
14
+
Output 3
Output 4
Non-inve rting Input 4
Inve rting Input 4
Non-inve rting Input 3
Inve rting Input 3
-
+
-
+
-
+
-
+
Output 1
Inve rting Input 1
Output 2
PIN CONNECTIONS (top view)
ORDER CODES
Part
Number
Temperature
Range
Package
N D P
LM124 -55oC, +125oC • • •
LM224 -40oC, +105oC • • •
LM324 0oC, +70oC • • •
Example : LM224N
N
DIP14
(Plastic Package)
D
SO14
(Plastic Micropackage)
LOW POWER QUAD OPERATIONAL AMPLIFIERS
LM124
LM224 - LM324
June 1999
P
TSSOP14
(Thin Shrink Small Outline Package)
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ABSOLUTE MAXIMUM RATINGS
Symbol Parameter LM124 LM224 LM324 Unit
Vcc Supply Voltage ±16 or 32 V
Vi Input Voltage -0.3 to +32 V
Vid Differential Input Voltage - (*) +32 +32 +32 V
Ptot Power Dissipation N Suffix
D Suffix
500
-
500
400
500
400
mW
mW
- Output Short-circuit Duration - (note 1) Infinite
Iin Input Current – (note 6) 50 50 50 mA
Toper Operating Free Air Temperature Range -55 to +125 -40 to +105 0 to +70 oC
Tstg Storage Temperature Range -65 to +150 -65 to +150 -65 to +150 oC
6µA 4µA 100µA
Q2 Q3
Q4Q1
Inve rting
input
Non-inverting
input
Q8 Q9
Q10
Q11
Q12
50µA
Q13
Output
Q7
Q6
Q5
R S C
VCC
C C
GND
SCHEMATIC DIAGRAM (1/4 LM124)
LM124 - LM224 - LM324
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ELECTRICAL CHARACTERISTICS
VCC+ = +5V, VCC– = Ground, VO = 1.4V, Tamb = +25oC (unless otherwise specified)
Symbol Parameter LM124 - LM224 - LM324 Unit
Min. Typ. Max.
Vio Input Offset Voltage (note 3)
Tamb = +25oC
LM324
Tmin. ≤ Tamb ≤ Tmax.
LM324
2 5
7
7
9
mV
Iio Input Offset Current
Tamb = +25oC
Tmin. ≤ Tamb ≤ Tmax.
2 30
100
nA
Iib Input Bias Current (note 2)
Tamb = +25oC
Tmin. ≤ Tamb ≤ Tmax.
20 150
300
nA
Avd Large Signal Voltage Gain(VCC+ = +15V, RL = 2kΩ, VO = 1.4V to 11.4V)
Tamb = +25oC
Tmin. ≤ Tamb ≤ Tmax.
50
25
100
V/mV
SVR Supply Voltage Rejection Ratio (RS ≤ 10kΩ)(VCC+ = 5V to 30V)
Tamb = +25oC
Tmin. ≤ Tamb ≤ Tmax.
65
65
110
dB
ICC Supply Current, all Amp, no load
Tamb = +25oC VCC = +5V
VCC = +30V
Tmin. ≤ Tamb ≤ Tmax. VCC = +5V
VCC = +30V
0.7
1.5
0.8
1.5
1.2
3
1.2
3
mA
Vicm Input Common Mode Voltage Range(VCC = +30V) - (note 4)
Tamb = +25oC
Tmin. ≤ Tamb ≤ Tmax.
0
0
VCC -1.5
VCC -2
V
CMR Common-mode Rejection Ratio (RS ≤ 10kΩ)
Tamb = +25oC
Tmin. ≤ Tamb ≤ Tmax
70
60
80
dB
Isource Output Current Source (Vid = +1V)
VCC = +15V, Vo = +2V 20 40 70
mA
Isink Output Sink Current (Vid = -1V)
VCC = +15V, Vo = +2V
VCC = +15V, Vo = +0.2V
10
12
20
50
mA
µA
LM124 - LM224 - LM324
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ELECTRICAL CHARACTERISTICS (continued)
Symbol Parameter LM124 - LM224 - LM324 Unit
Min. Typ. Max.
VOH High Level Output Voltage(VCC = +30V)
Tamb = +25oC RL = 2kΩ
Tmin. ≤ Tamb ≤ Tmax.
Tamb = +25oC RL = 10kΩ
Tmin. ≤ Tamb ≤ Tmax.(VCC = +5V, RL = 2kΩ)
Tamb = +25oC
Tmin. ≤ Tamb ≤ Tmax.
26
26
27
27
3.5
3
27
28
V
VOL Low Level Output Voltage (RL = 10kΩ)
Tamb = +25oC
Tmin. ≤ Tamb ≤ Tmax.
5 20
20
mV
SR Slew Rate
VCC = 15V, VI = 0.5 to 3V, RL = 2kΩ, CL = 100pF,
unity gain) 0.4
V/µs
GBP Gain Bandwidth Product
VCC = 30V, f = 100kHz, Vin = 10mV
RL = 2kΩ, CL = 100pF 1.3
MHz
THD Total Harmonic Distortion
f = 1kHz, AV = 20dB, RL = 2kΩ, VO = 2Vpp
CL = 100pF, VCC = 30V 0.015
%
en Equivalent Input Noise Voltage
f = 1kHz, Rs = 100Ω, VCC = 30V 40
nV
√Hz
DVio Input Offset Voltage Drift 7 30 µV/oC
DIIO Input Offset Current Drift 10 200 pA/oC
VO1/VO2 Channel Separation (note 5)
1kHz ≤ f ≤ 20kHz 120
dB
Notes : 1. Short -circui ts f rom the output to VC C can cause excessive heat ing if VC C > 15V. The maximum output current
is approximately 40mA independent of the magni tude of VC C. Destructive di ssipat ion can result f rom simul ta-
neous short -circuit on al l ampli f iers.
2. The di rect ion of the input current is out of the IC. This current is essential l y constant, independent of the state
of the output so no loading change exists on the input l ines.
3. Vo = 1.4V, Rs = 0Ω, 5V < VCC + < 30V , 0 < Vic < VC C+ - 1.5V
4. The input common-mode vol tage of either input signal voltage should not be allowed to go negat ive by more
than 0.3V. The upper end of the common-mode vol tage range is VC C+ - 1.5V, but either or both inputs can go
to +32V wi thout damage.
5. Due to the proximity of ex ternal components insure that coupl ing is not originat ing via stray capaci tance be-
tween these external par ts. This typicall y can be detected as this type of capaci tance increases at higher f re-
quences.
6. This input current only exists when the voltage at any of the input leads is dr iven negat ive. It i s due to the
collector-base junction of the input PNP transistor becoming forward biased and thereby act ing as input di-
odes clamps. In addit ion to thi s diode act ion, there is also NPN parasit i c act ion on the IC chip. this t ransistor
action can cause the output vol tages of the Op-amps to go to the VCC voltage level (or to ground for a large
overdrive) for the time durat ion than an input is dr iven negative.
This is not destruct ive and normal output wi l l set up again for input vol tage higher than -0.3V.
LM124 - LM224 - LM324
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-55-35-15 5 25 45 65 85 105 125
AMBIENT TEMPERATURE ( C)
24
21
18
15
9
12
6
3
0
INPUT BIAS CURRENT
ve rsus AMBIENT TEMPERATURE
IB (nA)
SU
PP
LY
CU
RR
EN
T
(m
A)
SUPPLY CURRENT
0 10 20 30
Ta mb = -55 C
VCC
mA ID
-
+
Tamb = 0 C to +125 C
POSITIVE SUPPLY VOLTAGE (V)
4
3
2
1
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TYPICAL SINGLE - SUPPLY APPLICATIONS
1/4
LM124
~
0 2VPP
R
10kΩ
L
Co
eo
R
6.2kΩ
B
R
100kΩ
f
R1
10kΩC I
e I
VCC
R2
100kΩ
C1
10µF
R3
100kΩ
A = -
R
R1V
f
(as shown A = -10)V
AC COUPLED INVERTING AMPLIFIER
1/4
LM124
~
0 2VP P
R
10kΩ
L
Co
e o
R
6.2kΩ
B
C1
0.1µF
e I
VCC
(as shown A = 11)V
A = 1 + R2
R1V
R1
100kΩ
R2
1MΩ
CI
R3
1MΩ
R4
100kΩ
R5
100kΩ
C2
10µF
AC COUPLED NON-INVERTING AMPLIFIER
LM124 - LM224 - LM324
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R1
10kΩ
R2
1MΩ
1/4
LM124
10kΩ
eI
eO +5V
e
O
(V
)
(mV)0
AV = 1 +
R2
R1
(As shown = 101)AV
NON-INVERTING DC GAIN
1/4
LM124
eO
e 4
e 3
e 2
e 1 100kΩ
100kΩ
100kΩ
100kΩ
100kΩ
100kΩ
eo = e1 + e2 - e3 - e4
where (e1 + e2) ≥ (e3 + e4)
to keep eo ≥ 0V
DC SUMMING AMPLIFIER
TYPICAL SINGLE - SUPPLY APPLICATIONS
1/4
LM124
R3
100kΩ
eO
1/4
LM124
R1
100kΩ
e 1
1/4
LM124
R7
100kΩ
R6
100kΩ
R5
100kΩ
e 2
R2
2k Ω
Gain adjust
R4
100kΩ
if R1 = R5 and R3 = R4 = R6 = R7
eo = [ 1+ 2R1R2 ] (e2 − e1)
As shown eo = 101 (e2 - e1).
HIGH INPUT Z ADJUSTABLE GAIN DC
INSTRUMENTATION AMPLIFIER
1/4
LM124
1/4
LM124
I B
2N 929 0.001µF
I B
3R
3MΩ
IB
Inputcurrent
compensation
eo
I B
e I
1/4
LM124 Zo
Z I
C
1µF 2IB
R
1MΩ
2IB
* Polycarbonate or polyethylene
*
LOW DRIFT PEAK DETECTOR
LM124 - LM224 - LM324
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1/4
LM124
1/4
LM124
I B
2N 929
0.001 µF
I B
3MΩ
I B
e oI I
e I
I B
I B
Aux. amplifier for input
current compensation
1.5MΩ
USING SYMMETRICAL AMPLIFIERS TO REDUCE INPUT CURRENT (GENERAL CONCEPT)
LM124 - LM224 - LM324
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1/4
LM124
1/4
LM124
R3
10kΩ
1/4
LM124
e 1
eO
R8
100kΩ
R7
100kΩ
C3
10µF
VCC
R5
470kΩ
C2
330pF
R4
10MΩ
R6
470kΩ
R1
100kΩ
C1
330pF
FO = 1kHz
Q = 50
AV = 100 (40dB)
ACTIVER BANDPASS FILTER
1/4
LM124 1/4
LM124
R1
100kΩ
R2
100kΩ
R4
100kΩ
R3
100kΩ
+V2
+V1 Vo
eo (1+ R4R3) (e2− e1)
As shown eo = (e2 - e1)
For R1R2
=
R4
R3
(CMRR depends on this resistor ratio match)
HIGH INPUT Z, DC DIFFERENTIAL AMPLIFIER
TYPICAL SINGLE - SUPPLY APPLICATIONS
VOLTAGE GAIN AND PHASE vs FREQUENCY
LM124 - LM224 - LM324
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.LARGE VOLTAGE GAIN : 100dB
.VERY LOW SUPPLY CURRENT/AMPLI :
375µA
. LOW INPUT BIAS CURRENT : 20nA
. LOW INPUT OFFSET VOLTAGE : 2mV
. LOW INPUT OFFSET CURRENT : 2nA
.WIDE POWER SUPPLY RANGE :
SINGLE SUPPLY : +3V to +30V
DUAL SUPPLIES : ±1.5V to ±15V
** Standard Linear Ics Macromodels, 1993.
** CONNECTIONS :
* 1 INVERTING INPUT
* 2 NON-INVERTING INPUT
* 3 OUTPUT
* 4 POSITIVE POWER SUPPLY
* 5 NEGATIVE POWER SUPPLY
.SUBCKT LM124 1 3 2 4 5 (analog)
**********************************************************
.MODEL MDTH D IS=1E-8 KF=3.104131E-15
CJO=10F
* INPUT STAGE
CIP 2 5 1.000000E-12
CIN 1 5 1.000000E-12
EIP 10 5 2 5 1
EIN 16 5 1 5 1
RIP 10 11 2.600000E+01
RIN 15 16 2.600000E+01
RIS 11 15 2.003862E+02
DIP 11 12 MDTH 400E-12
DIN 15 14 MDTH 400E-12
VOFP 12 13 DC 0
VOFN 13 14 DC 0
IPOL 13 5 1.000000E-05
CPS 11 15 3.783376E-09
DINN 17 13 MDTH 400E-12
VIN 17 5 0.000000e+00
DINR 15 18 MDTH 400E-12
VIP 4 18 2.000000E+00
FCP 4 5 VOFP 3.400000E+01
FCN 5 4 VOFN 3.400000E+01
FIBP 2 5 VOFN 2.000000E-03
FIBN 5 1 VOFP 2.000000E-03
* AMPLIFYING STAGE
FIP 5 19 VOFP 3.600000E+02
FIN 5 19 VOFN 3.600000E+02
RG1 19 5 3.652997E+06
RG2 19 4 3.652997E+06
CC 19 5 6.000000E-09
DOPM 19 22 MDTH 400E-12
DONM 21 19 MDTH 400E-12
HOPM 22 28 VOUT 7.500000E+03
VIPM 28 4 1.500000E+02
HONM 21 27 VOUT 7.500000E+03
VINM 5 27 1.500000E+02
EOUT 26 23 19 5 1
VOUT 23 5 0
ROUT 26 3 20
COUT 3 5 1.000000E-12
DOP 19 25 MDTH 400E-12
VOP 4 25 2.242230E+00
DON 24 19 MDTH 400E-12
VON 24 5 7.922301E-01
.ENDS
Applies to : LM124-LM224-LM324
ELECTRICAL CHARACTERISTICS
VCC+ = +5V, VCC- = 0V, Tamb = 25oC (unless otherwise specified)
Symbol Conditions Value Unit
Vio 0 mV
Avd RL = 2kΩ 100 V/mV
ICC No load, per operator 350 µA
Vicm -15 to +13.5 V
VOH RL = 2kΩ (VCC+ = 15V) +13.5 V
VOL RL = 10kΩ 5 mV
IOS VO = +2V, VCC = +15V +40 mA
GBP RL = 2kΩ, CL = 100pF 1.3 MHz
SR RL = 2kΩ, CL = 100pF 0.4 V/µs
LM124 - LM224 - LM324
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PM
-D
IP
14
.E
PS
PACKAGE MECHANICAL DATA
14 PINS - PLASTIC DIP
Dimensions Millimeters Inches
Min. Typ. Max. Min. Typ. Max.
a1 0.51 0.020
B 1.39 1.65 0.055 0.065
b 0.5 0.020
b1 0.25 0.010
D 20 0.787
E 8.5 0.335
e 2.54 0.100
e3 15.24 0.600
F 7.1 0.280
i 5.1 0.201
L 3.3 0.130
Z 1.27 2.54 0.050 0.100 DIP
14
.T
BL
LM124 - LM224 - LM324
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PM
-S
O
14
.E
PS
PACKAGE MECHANICAL DATA
14 PINS - PLASTIC MICROPACKAGE (SO)
Dimensions Millimeters Inches
Min. Typ. Max. Min. Typ. Max.
A 1.75 0.069
a1 0.1 0.2 0.004 0.008
a2 1.6 0.063
b 0.35 0.46 0.014 0.018
b1 0.19 0.25 0.007 0.010
C 0.5 0.020
c1 45o (typ.)
D 8.55 8.75 0.336 0.334
E 5.8 6.2 0.228 0.244
e 1.27 0.050
e3 7.62 0.300
F 3.8 4.0 0.150 0.157
G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.020 0.050
M 0.68 0.027
S 8o (max.) SO1
4.
TB
L
LM124 - LM224 - LM324
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Dim. Millimeters Inches
Min. Typ. Max. Min. Typ. Max.
A 1.20 0.05
A1 0.05 0.15 0.01 0.006
A2 0.80 1.00 1.05 0.031 0.039 0.041
b 0.19 0.30 0.007 0.15
c 0.09 0.20 0.003 0.012
D 4.90 5.00 5.10 0.192 0.196 0.20
E 6.40 0.252
E1 4.30 4.40 4.50 0.169 0.173 0.177
e 0.65 0.025
k 0o 8o 0o 8o
l 0.50 0.60 0.75 0.09 0.0236 0.030
PACKAGE MECHANICAL DATA
14 PINS - THIN SHRINK SMALL OUTLINE PACKAGE
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifi-
cations mentioned in this publication are subject to change without notice. This publication supersedes and replaces all infor-
mation previously supplied. STMicroelectronics products are not authorized for use as critical components in life support
devices or systems without express written approval of STMicroelectronics.
 The ST logo is a trademark of STMicroelectronics
 1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco
The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
 http://www.st.com
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This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.
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